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Abstract 
In this thesis a new signal processing technique is presented. This technique 
exploits the use of pulses as the signalling mechanism. This Palmo' signalling 
method applied to signal processing is novel, combining the advantages of both 
digital and analogue techniques. Pulsed signals are robust, inherently low-power, 
easily regenerated, and easily distributed across and between chips. The Pairno 
cells used to perform analogue operations on the pulsed signals are compact, fast, 
simple and programmable. 
To demonstrate the inherent suitability of the technique to programmable ana-
logue implementations, two chips were fabricated and tested on boards containing 
a standard FPGA for doing the routing. Results from elementary filter imple-
mentations and A/D converters are presented to prove the validity of the ap-
proach. Finally a current-mode log-domain BiCMOS Palmo circuit is analysed, 
which enables much higher sample frequencies than the voltage domain Palmo 
counterparts. 
'The name Palmo is derived from the Hellenic word IIAAMOE which means pulse-
beat, pulse palpitation or series of pulses. 
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1.1 The History and Development of Program-
mable Systems 
The development and continued improvement of programmable machines is one of 
the most astonishing achievements of the human mind. Though the word "Com-
puter" brings to mind the desktop PC or hand-held calculator, in fact program-
mable, computing systems are used in almost every modern electronic device. 
The abacus was probably the first attempt at mechanised calculation. It was 
used by many civilisations thousands of years ago. Archimedes had constructed 
gear-based, mechanical computers at about 250BC [1,2]. The earliest evidence of 
mechanical computers comes from 80 BC [3,4]. A device was found in a wreckage 
of a ship (figure 1-1), carrying treasures from the island of Rhodes and the Greek 
cities on the coast of Asia Minor, to mainland Greece. This device included over 
thirty gears, representing the movements of planets and was used to calculate the 
phase of the moon and the location of the stars, possibly for navigation purposes. 
A slow course of development of programmable systems took off from these 
early mechanical computers, calling at Pascal's adding machine, Babbage 's analyt-
ical engine (which never got off the drawing board), Boole 's algebra, the invention 
of electricity and the vacuum tube. This led to computers (The Colossus, MARK-I 





Figure 1-1: The -\ riikvi lieia Calendar Compiilcr Dated ltlIe 80 W. 
for expansion was still limited and the general manager of IBM characteristically 
stated: "There is a global market for 15 to 20 computers"! 
Early computing machines were either analogue or digital. However, the de-
velopment of the first Central Processing Unit (CPU)' made modern, massively 
produced-easily programmable digital systems very cheap. The rapid growth of 
the digital market, during the eighties and the decreasing use of analogue circuits, 
led some to pronounce analogue systems "Dead'! 
However in the nineties new applications emerged: battery operated mobile 
systems such as mobile telephones, car injection systems, portable computers, 
'The Intel four bit 4004 which is the predecessor of modern CPUs. In fact code 
written for the 4004 can he directly compiled and run on the most advanced Intel CPUs 
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hearing aids and others, which gave a boost to the analogue semiconductor in-
dustry. Recent market developments indicate that programmable analogue cir-
cuits could have an impact on the semiconductor industry, similar to that of the 
digital systems during the eighties. 
1.1.1 Research in Edinburgh 
The author's initial research plans were to apply techniques, which were developed 
for artificial neural networks [5,6,7,8] (in particular stochastic neural networks [9, 
10]), to real world applications [11]. The early literature survey outlined the 
problems of interfacing a neural network to the environment [12,13,14,15,16,17]. 
The uneven distribution of signal energy [18,19] in the frequency domain, common 
in most practical signals, makes an interfacing technique used for one application 
useless in some other. 
It was realised that in order to interface analogue inputs to a neural network, 
the signals must be modified to facilitate the extraction of useful information. 
The use of the wavelet [20,21] decomposition was investigated, hoping this way 
to provide the means for interfacing analogue signals to neural networks. The 
basic concept behind this transformation is to divide the signal spectrum into 
its subspectra, or subbands, and then to treat those subbands individually [18,20, 
211. A neural network would then be trained to respond to specific inputs and 
generalise for the purpose at hand [22]. 
The author consequently looked into other analogue wavelet implementations [23, 
24] and standard analogue filtering techniques. The wavelet transformation can be 
performed by the use of a ladder filter [18,20,21]. However, the transfer function of 
the filter varies according to specific applications. No analogue approach provides 
satisfactory solution to filter programmability (table 2-3). Therefore, it seemed 
that digital systems are preferable to wavelet implementations [25,26,27,28]. 
Then the similarities of the neural network arithmetics and analogue filtering 
requirements suddenly became evident. It was realised that by the use of cer- 
tain techniques used in modern neural network implementations, it is possible to 
Introduction 	 4 
combine analogue functionality with digital signals. Consequently the circuits will 
benefit from both analogue and digital worlds in a mixed-signal approach [29]. 
1.1.2 Contribution to Knowledge 
This thesis presents an entirely novel strategy for implementing programmable 
mixed-signal hardware [29], pioneered by the author. The novelty of the tech-
nique lies in the use of pulses, to encode in time analogue values, such as a 
voltage or a current, by modulating the width or the frequency of the resultant 
pulse(s) [29,30,11]. In that way, all the I/O signals encode analogue information, 
even though they are digital in nature. The approach will be demonstrated to 
operate in both analogue filter implementations [31,30], similar to conventional 
sampled-data techniques, and mixed-signal algorithms performing DSP specific 
tasks [11,32]. CMOS circuits were manufactured to demonstrate the functionality 
of the technique , while the limitations and performance implications [33] of the 
approach are analysed here. The first ever sampled-data, log-domain BiCMOS 
circuit is proposed [34], using this novel signalling scheme, and offering a unique 
set of advantages to our approach. Finally, recommendations for future research 
and subsystem improvements are proposed, since the territory we have exposed is 
as yet only a little explored and ripe for future investigation. 
1.2 Thesis Outline 
This thesis consists of two parts. The first part contains the background which is 
essential to the understanding of our work. Chapter 2 gives a brief introduction 
to signal processing, a general filter design algorithm and the principals behind 
analogue-to-digital-to-analogue conversion. Furthermore, conventional approaches 
to signal processing are presented, to signify their limitations. Finally an intro-
duction to programmable analogue hardware is outlined. 
Chapter 3 gives the principals of the new technique. Different signalling mech-
anisms are presented, the significance of the ramp is highlighted, and a first ap- 
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proach to our circuits is analysed. The chapter concludes with an example of a 
Palmo filter implementation. 
The second part of the thesis presents practical implementations of the new 
programmable analogue cell. Chapter 4 is about our first test chip, which was 
designed by the author in order to demonstrate the Palmo approach. The cir-
cuits are analysed, the limitations and our solutions to problems encountered are 
presented. Results from some simple filter implementations are also produced. 
In Chapter 5 our second programmable chip is presented. The design consid-
erations are highlighted, in order to facilitate the understanding of the constrains 
of a programmable analogue chip. The details of a testing board and initial test 
results are presented in this chapter as well. 
Chapter 6 demonstrates a BiCMOS Palmo approach to programmable mixed-
signal hardware. A chip using log-domain principals is currently at the final design 
stages, we believe that it will perform much better than our old circuits. 
Finally, Chapter 7 discusses the issues raised in this thesis, presents the current 
semiconductor developments as well as the future trends, and draws conclusions 
on the perspectives of this work. 
1.3 Summary 
This chapter presented a short flashback on the programmable device history and 
discussed our motivations behind the implementation of mixed-signal systems. In 
line with this point, the aim of the thesis was presented. It concluded by giving a 




Signal Processing and Field 
Programmable Analogue Arrays 
2.1 Signal Processing Fundamentals 
Signal Processing is an area of science and engineering that has developed rapidly 
over the past years. The evolution of computers and the need to interface them 
to the environment, has given rise to the need for even faster and more efficient 
signal manipulation. In this chapter some basic concepts and definitions will be 
presented, useful for our further discussion. 
A signal is defined as a physical value that varies with time, space, frequency 
or any other independent variable or variables. Therefore a signal can be defined 
by the use of a mathematical function of one or multiple independent variables. 
For example the functions: 
s i (t) = 4 . t+ 5 
s2(w - t) = sin  (w . t) 
express the signal s  as a function of the independent variable "time" (t) and s2 
as a function of (w . t). 
From all the natural signals it is possible to focus on speech, to demonstrate 
a signal which provides information as a function of a single independent variable 
namely time. Other signals such as an image are two dimensional signals. The two 
independent variables in that case are the spatial co-ordinates. There are many 
7 
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other signal classifications for example continuous and discrete, deterministic and 
random, periodic and aperiodic, symmetric and asymmetric. 
A system can be defined as a physical device (or even a software realisation) 
that performs an operation to a signal. For example the ear is a system which 
transforms the uni-dimensional sound to a vector of synapse pulses, which stimu-
late our brain. Every signal is associated with a signal source, the system which 
generates it. In our example speech is generated by the vibration of the vocal 
chords and consequently is modified by the shape of the vocal cavity, amongst 
other things. The operations performed to signals by systems is usually referred 
as signal processing. 
Finally the idea of a filter is introduced. This is a system which is used to 
reduce noise or interference to an input signal. A filter is characterised by the 
type of operation it performs to the signal, it could be linear or nonlinear and so 
forth. 
2.2 Filtering 
One of the most important signal processing applications is filtering. Filters are 
used in virtually every modern electronic system available in the market. In this 
section we will give an introduction to continuous and sampled-data filtering, we 
will present a filter synthesis technique and we will demonstrate the use of active 
components to implement LC ladder filters. 
2.2.1 Ideal Filters 
The word filter stands for a device that discriminates between its inputs according 
to their attributes. This function of the filtering device can be used for cleaning 
out impurities or to obtain an output within certain specifications. Therefore an 
air filter on a aeroplane cleans the air, which is recycled in the cabin, from dust 
and other small particles. A petrol filter stops impurities from entering the engine. 
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A pair of sun glasses stops the dangerous ultraviolet radiation from damaging our 
eyes. 
In that sense a linear time-invariant system discriminates between the various 
frequency components of the input signal. The output in the frequency domain 
(Y(w)) is defined by the impulse response H(w), giving Y(w) = H(w) . X(w), 
where X(w) is the input. Such a system acts as a heightening function or a 
spectral shaping function and can be called a frequency shaping filter. 
/........ . 1 ..... .................................. 1 .... 
LJ 	h(t) 
Figure 2-1: Ideal filter H(w) and h(t). 
In our discussion we will focus on low-pass filters in order to demonstrate a 
technique for filter design. In the following sections it will be clarified that every 
filter can be realised from a low-pass prototype, by the use of the appropriate 
transformations [35,36,37,38,39]. An ideal low-pass filter would in principle enable 
all low-frequency components of an input signal to be transmitted, however it 
should stop any component with a frequency higher than w o . The impulse response 
(H(w)) of an ideal low-pass filter is given by the equation 
= H(w) 	
{ 1, IWI <w0 	
(2.1) 
0, otherwise 
The impulse response on the frequency domain (H(w)) is shown in figure 2-1a. 
The impulse response on the time domain of this filter is given by the inverse 
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The plot of equation (2.2) in time is shown in figure 2-1b. It is clear that h(t) 
is not zero for t < 0, or in other words, the ideal filter is noncasual therefore 
unrealisables in practice, because its response is dependent on future inputs [35]. 
2.2.2 Practical Ideal Filter Approximations 




Figure 2-2: Magnitude re-
- - -. sponse of a practical filter real-
isation. 
In practice filter specifications can be relaxed from the strict ideal and such a 
non-ideal system can be realisable in "real-world" applications. Therefore a small 
attenuation in both the pass-band and the stop-band (öp(ass)) 55(top) in figure 2-
2) is tolerable. Moreover there is usually no need for a "brick-wall" response, 
instead a transition region or transition band is affordable. This transition region 
is denoted by the two edge frequencies (Wp(ass) and Ws(t)). The width of the 
passband is called also the bandwidth, for a low-pass filter the bandwidth is w. 
Usually the magnitude of H(w) is plotted in decibels (dB) to accommodate the 
large dynamic range of the graph of the frequency response. Decibels are expressed 
as the —201og i011(). An octave is defined as the ratio between two frequencies 
which is equal to 2. 
Modern network theory has provided many different filter approximations, a 
brief comparison in between them is given in table 2-1. 
LC ladder networks can be used to implement those filter approximations [39, 
36,38,37]. A typical Nth order LC low-pass filter is shown in figure 2-3, the capa-
citance and inductance values are normalised for a cut-off frequency of lrad/Sec, 
for every filter approximations (Butterworth, Chebyshev, etc). Those parameter 
values, for a normalised low-pass filter, are given in the relevant bibliography. By 
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R1 	 L1 	 L..1 
I 	 I 	 I 
	 R1 \rt 
Figure 2-3: Typical L—C low-pass ladder filter. 
Table 2-1. Modern filter approximations. 
Category Advantages Disadvantages 
Butterworth Flattest passband Medium 	transition 	rate, 	medium 
distortion 
Chebyshev Fast transition ratio High distortion, high passband ripple 
Elliptic Fastest 	transition High distortion, high passband ripple 
rate 
Bessel Least distortion Slow transition rate 
Gaussian Low distortion Medium transition rate 
applying the appropriate transformations to those normalised filters, it is possible 
to implement any linear filter structure. 
2.2.3 Filter Design Algorithm 
As it was mentioned above, filter design is a simple, automated task. An al-
gorithmic approach to continuous-time or sampled data active filter design, is 
presented and analysed in this section. 
1. Specifications: At first the designer must define the specifications of the 
filter. The type (low-pass, high-pass, bandpass or bandstop), the attenuation 
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(5, 5), the transition region (wy , w 8 ) and the passband should be defined 
according to the filtering task. 
Filter circuit: The second step is the selection of the filter approximation 
(Butterworth, Chebyshev, Bessel, elliptic, etc) and order, to meet the spe-
cifications. The designer has a wide variety of filter types to choose from, the 
decision will be influenced by factors such as complexity of the implementa-
tion, device constrains, frequency range, degree of selectivity, level, size and 
cost. 
Transformations: The appropriate transformation (table 2-2) is applied, 
in order to obtain the desired filter from the normalised low-pass ladder 
circuits. 
Denormalisation: Scaling to the desired cut-off frequency is performed by 
the use of the equations (2.3) and (2.4). Note that sampled-data filters are 
usually easier to implement if the impedance scaling factor Z = 1. 
Integrator circuit: Transforming the LC ladder filter to the equivalent 
integrator based filter (as in figure 2-7), is the next step. The integrator 
scaling factors K are derived from the equation K = 11X, where X is one 
of the LC filter denormalised active components (L or C). 
Sampled-Data filters: For an sampled-data filter implementation some 
further scaling (K') is used: 
K' —  —  1 
f 	X.f 5 
where again X is one of the LC filter denormalised active components (L 
or C) and f3 is the sampling frequency, which should be significantly bigger 
than the maximum input frequency. 
Analysis: The filter performance is analysed, with respect to tolerances, in 
order to verify that the specifications are still met by the filter circuit. 
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8. Filter Construction. The filter is constructed and the output can con-
sequently be measured. 
2.2.4 Classification of Filters 
There are four filter classes namely low-pass, high-pass, band-pass and band-stop. 
These filters can derive from the normalised LC ladder circuits of a low-pass filter 
for a given approximation. 
Low-Pass 	High-Pass 	Band-Pass 	Band-Stop 
(0 —I/wv 	0) (Dl 	(02lIO)2 
0 A 





rF  s2 sl 	U)rl/O)S2 
W_1W2 
	
SIP = 	 Sb 	
/C+/C 
Sbs S/Wc 	Sh 
- SWc 	 = Wi — W2 
L 
_ IIFLC C 
HH _ 	 -1ff 
CIP 	Lh = 11C1, 	Lb = 1/wC1 	L& = 1/wCip 
L 	
C 	 L C —7 HH -1ff 
L1 	Chp = 1/L i 	Cbp = 11wLi 	Cbs = 11wL i 
Table 2-2. Filter transformations. (Low-Pass parameters derive from tables) 
Low-pass Filters 
Low-pass filters filter high-frequency components, while they enable the transmis-
sion of low-frequency signals. The cut-off frequency, passband 4 stopband attenu-
ation and slope in the transition area specify a low-pass filter. 
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Filter coefficients have to be scaled, in order to denormalise the filter and to 
meet the requirements of the cut-off frequency and the load resistance. To do this 




where f is the desired cut-off frequency and fn the normalised one in the tables. 
Since in most of the cases the cut-off frequency is given in Hertz (Hz) and the 
tables are normalised at lrad/sec, 
FSF= lrad/sec 
27rfrad/sec 
where f is the desired cut-off frequency in Hertz. 
By the use of FSF and the impedance scaling factor (Z) all the parameters of 









High-pass filters enable the transmission of high-frequency signals, while cancelling 
low-frequency components. High pass filters can be easily derived from low-pass 
equivalent filters by applying the appropriate transformation shown in table 2-2. 
2.2.5 Band-pass Filters 
Wideband It is possible to implement wideband band-pass filters by the use of 
a lowpass and a highpass filter (figure 2-4), provided that the two filters have equal 
source and terminating resistors and that the cut-off frequencies are separated by 
at least one octave. 













Figure 2-4: Wideband band-pass flu-
ter realisation by cascading a low-pass 
and a high-pass filter. 
Figure 2-5: Narrowband gain reduc-
tion 
Narrowband If the lower and upper 3dB limits of the bandpass filter(fi, f2) 
are very close, some reduction in the gain might occur (figure 2-5). If this effect 
is taken into account the filter might not meet the passband ripple specifications. 
In that case the narrowband approach is used: 
..... ........ ... 
Band-Stop Filter 
Figure 2-6: Wideband bandstop flu-
ter implementation, using a low-pass 
and a high-pass filter with an adder. 
The filter is designed based on a low-pass filter with a cut off frequency (Jo) 
equal to the geometric mean of f l , 12  and the desired ripple and cut-off slope. By 
the use of 
f  = \Ifl 12 
It is possible to transform the low-pass filter into the desired band-pass one by 
applying the appropriate transformation shown in table 2-2. 
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2.2.6 Bandstop Filters 
Wideband It is possible to implement a bandstop filter by using a low-pass, 
a high-pass filter and an adder (figure 2-6), provided that the source and load 
resistors of the two filters and the adder match each other and that the cutoff 
frequencies are separated by at least one octave. 
Narrowband In the case were the lower and higher limits of the bandstop filter 
are so close that it is not possible to implement the filter by the circuit of figure 2-6, 
the band-stop transformation shown in table 2-2 is used. 
2.2.7 Implementing Filters With Integrators 
In 
Figure 2-7: Integrator based implementation of a low-pass LC filter. 
The LC components of a ladder filter can be implemented by the use of dif-
ferential integrators. Take a typical LC low-pass filter of figure 2-3. The current 




S {iLk_l 	- iLk(S)] 




= Lk S 
{vck_l 	- vck(s)] 
It is possible to implement the function of the inductor or the capacitor by a 
differential integrator as shown in figure 2-7. 
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The integrator based filter implementation can be easily derived from the LC 
diagram, experienced designers would be able to construct the integrator circuit 
without even having to use the transfer equations of the LC circuit. Note that 
the input current for the capacitor Ci comes from R therefore the connectivity 
of the first integrator is slightly modified because: 
1 
VC, (s) 	




The same applies at the output, where 
vc (s) = 1 





cn .s - - R1 
2.2.8 Sampled Data filters 
As it was mentioned above, filters can be implemented by the use of integrators, 
those integrators can be sampled-data analogue or digital cells. The integrator 
expressed as a function of s is suitable for continuous systems only, therefore 
an equivalent circuit operating in the z domain should be used for sampled-data 
implementations [42,43,44]. Take the system which has a transfer function given 
by the following equation: 
H(z) = K - 1 	
(2.5) 
which can be rewritten as: 
H(z) = K 	- 
To obtain the response for the physical frequencies w we substitute z = e_jT, 




Observe that this is an integrator in the sin() domain. However if wT << 1 then 
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The result of (2.6) is actually an integrator on the s = jw domain, with a scaling 
factor KIT and some phase lead (e 3T/ 2 ), where T is the sampling frequency. The 
phase lead is not significant, partly because it does not change the magnitude of 
the output, which is important for filtering and partly because it is possible to use 
integrators in feedback-loops. In such an integrator loop one of them would add 
some phase lead (ei'-')  and the other would add some phase lag (e"), cancelling 
any phase shift. The integrator which gives phase lag is given by the equation: 
H(z) = K 1 
The approximation wT << 1 used in (2.6) is very critical. If the filter is not clocked 
at a much higher frequency than the signal frequency (in some cases ten times the 
maximum input frequency) significant errors will occur, unless this effect is taken 
into account (exact design technique [42]). Such an integrator approximation in 
the z domain is also called a Miller integrator. 







-211 	 -71 	 0 	it 	2n 	-20 
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Figure 2-8: Sampling a sin-wave input. 
In this section the discrete (or sampled) signals and the sampling principal is 
presented. Let us consider the sin-wave signal (sin(t)) of (figure 2-8), it can be 
realized as a series of discrete samples: 
83 (n) = sin(nT) 
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where n = 1,2,3,... and T = 	ir. S3  (n) is a discrete version of the continuous 10 
time signal sin(t). 
Sampling is the function of transforming a continuous signal to a discrete one. 
We limit our discussion to periodic sampling, which is the one used most frequently 
in practice. It is given by the relation 
X(fl)=X a (TiT), 	00<fl<OO 	 (2.7) 
If we assume that an analogue signal can be represented as a sum of sinusoids of 
different amplitudes, frequencies and phases (also known as the Fourier theorem): 
N 
X, (t) = 	Acos(2irFt + 9,) 
and we ensure that Fmax  does not exceed some predetermined value, then we can 
select the sampling rate so that F > 2 . Fmax (Nyquist frequency). In this case all 
the sinusoidal components in the analogue signal are mapped into corresponding 
discrete-time frequency components. Therefore the analogue signal can be recon-
structed without distortion from the sample values using the interpolation given 
by the sampling theorem [35,36]. 
2.4 Digital Signal Representation 
It is possible to realise sampled data as analogue values (ex. a voltage or a current) 
but also as digital values. The operations performed to digital representations of 
signals is usually called Digital Signal Processing [35,36]. 
There are five commonly used digital value codes namely Natural Binary, Bin-
ary Coded Decimal, Offset Binary, Two's Compliment Binary and Sign plus Mag-
nitude. The latter is the one mostly used in our work. 
Sign plus Magnitude Is the coding technique were the MSB contains the 
information about the polarity of the number (ex. "1" indicates a positive num-
ber), while the magnitude of the number is defined by all the other bits. This 
coding provides a double zero (a "positive" and a. "negative" one). Note also that 
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it is very simple to invert or rectify such a code (by changing the sign bit), since 
positive and negative values are symmetrical in magnitude. 
2.5 Analogue to Digital, Digital to Analogue 
Conversion Definitions 
A mixed signal analogue-digital system, typically consists of an Analogue to Digital 
Converter (ADC), a digital circuit and a Digital to Analogue Converter (DAC). 
The interfacing to the analogue word is done through the two converters, while 
the desired algorithm is performed by the digital circuit [42,45,46]. Input level 
shifting, analogue sampling and antialiasing filtering might be needed at the input, 
while some smoothing must be performed at the output. In general the ADC will 
convert a sampled analogue signal to a digital word representation. Often more 
than one analogue inputs are multiplexed at the input of the ADC. The DAC 
process regenerates analogue output values, from the input digital representation. 
In this section some conversion principals and some basic ADC schemes will be 
presented, which will be used in our future discussion. 
2.5.1 Properties of Converters 
The performance of the converters is critical to the overall operation of the im-
plementation. Careful characterisation of the converters is needed to specify the 
system. To facilitate the characterisation process the properties of a converter are 
presented in the following paragraphs: 
Resolution is the number of bits that the converter is able to distinguish. 
Accuracy is the difference between the desired mapping of the analogue to 
the digital signal and the mapping that was achieved. 
Quantising Error is the maximum deviation from a straight line transfer 
function of a perfect ADC. The analogue to digital transformation quantises the 
analogue input into a finite number of output codes. 
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Offset Error is the output of a DAC when the input is zero, or the required 
input to an ADC to output zero. 
Linearity Errors indicate the departure from a linear transfer curve for either 
an ADC or a DAC. Linearity errors do not include quantising, accuracy or offset 
errors. 
Conversion Time is the speed at which an ADC or a DAC can make repetitive 
data conversions. This time depends in the internal architecture of the ADC or 
DAC circuits. 
2.5.2 Serial Analogue to Digital Converters 
1 	 1111111111 
T 
I 0 






Figure 2-9: Block diagram of a single-slope ADC. 
The serial ADC performs serial operations until the conversion is complete [44, 
Appendix7-1] [46, pp.638-651]. A typical serial single-slope ADC is shown in fig-
ure 2-9. The circuit consists of a ramp-generating integrator, a comparator, two 
counters and an AND gate. The operation of the circuit is controlled by the input 
clock (f = 11T) and the counter which resets the integrator. At the beginning of 
every cycle the ramp is zeroed. The inputs of the comparator force the output to 
high. The Ref input is integrated in time (generating the ramp). The output of 
the comparator is ANDed with the input clock, thus generating a series of clock 
pulses which are counted by the second counter generating the digital word at the 
output. When the ramp becomes equal to the Input the comparator goes low, 
thus the output of the AND gate is inhibited. The number of the resultant pulses 
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is proportional to the size of the input value. The output of the counter can be 
converted to the desired digital coding format. 
The single-slope presented here can have many different implementations, while 
the principal of operation remains the same. The advantage of such a converter 
is that is is simple and therefore it can be easily implemented. However the 
conversion time is long (2T, where n is the resolution in bits), it is unipolar 
and the ADC is subject to errors in the ramp -due to integrator nonlinearities-, 
comparator offsets and delays. 
nT 
To  nT 
Figure 2-10: Block diagram of a double-slope ADC. 
Figure 2-10 shows a typical double-slope ADC. The operation of this circuit 
is similar to the operation of the single-slope ADC, however there is a difference 
at the input of the ramp generating integrator. The counter changes the state of 
a D Flip-Flop, this controls the switch which directs the reference input to either 
the inverting or the noninverting input of the integrator. Thus the signal which is 
generated by the integrator (shown at the waveform diagram in figure 2-10) is a 
two sided ramp. This generates an output pulse which is proportional to the size 
of the input signal and it is centred around T0 . 
It is this symmetrical ramp generation that cancels any inaccuracies due to 
comparator delays and ramp inaccuracies. However the time needed for a conver-
sion is double the time needed by the single slope circuit (2 1 T, where n is the 
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Figure 2-11: First and second order E - A modulator. 
Oversampled ADCs offer enhanced resolution with a trade-off in the conversion 
time. A clocked negative feedback loop is used to produce a coarse estimate that 
oscillates about the true value of the input. A digital filter is used at the output 
to average this coarse and achieve a finer approximation. In that way precision 
ADC is performed [46, pp.668-669]. 
A E - A modulator is an oversampling ADC with a coarse estimate of one bit. 
A practical oversampling first and second order E - A modulator are shown in 
figure 2-11. The input to such a modulator is integrated in time, causing the com-
parator to switch state when it crosses zero. At this moment the DAC subtracts 
1/2 from the integrated value thus forcing it down. The averaged comparator out-
put gives the digital representation of the input. The accuracy of the DAC is not 
critical to the operation of a E - A modulator and therefore nonlinearity errors 
will not exist. In fact the signal to noise ratio of first and second order E - A 
modulators can be as big as 58dB and 92dB respectively [46, pp.668-669]. 
The comparator output is filtered by a digital low-pass filter, the input of the 
filter is a single bit, therefore implementing such a filter is a simple task, it can be 
done by a lookup-table without the need for any multipliers. The output of the 
filter is a multibit representation of the input value. 
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2.5.4 Other ADC Implementations 
There are other faster but more complicated and less area efficient ADC circuits 
which perform parallel ADC. In this thesis parallel architectures will not be used, 
however two techniques for reducing the conversion time of a given will be men-
tioned: 
Time-interleaving ADC Is one way to achieve a fast ADC by using multiple 
slow ADC circuits. In that way M ADC converters demanding N clock cycles 
to perform a conversion can be used, every ADC starts the conversion at N/M 
intervals, thus N clock cycles later it outputs a digital word. However the overall 
output of the M ADCs is produced every N/M clock cycles. Shorter conversion 
time is consequently achieved. 
Pipeline ADC In that approach more stages with smaller resolution (bits per 
stage) can be used to increase the frequency of operation, because for serial ADC 
the conversion time is proportional to the accuracy of the converter. 
2.6 Elementary Signal Processing Functions 
As was shown in the previous sections an integrator, a scaler and a comparator are 
all that is needed to construct Filters, ADCs and DACs. Therefore even though it 
is possible to realise a system which performs any mathematical operation to the 
input signal, in practice only a few functions are actually used in most "real-world" 
signal processing systems. This is very important for realising analogue electronic 
systems, because such circuits have by definition a limited range of capabilities to 
emulate the behaviour of a signal processing algorithm. 
Scaling Scaling is the function mostly used by practical signal processing cir- 
cuits. We define scaling as the product of an input signal with a constant number 
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which we call K factor. 
Ysca ie (t) = K X i. (t) 
The constant number K could be varying in an adaptable system. If this is the 
case the frequency with which K changes must be significantly smaller than the 
maximum frequency of the input signal (Fmax ). Therefore we can assume the K 
factor constant over a short period of operation. 
Integration Integration in time of a signal is expressed by the following equa-
tion: 
Yint = I Xi,,(t)dt 
Multiplication of two Signals We define multiplication of two signals a dif-
ferent function than scaling. Though scaling is an essential function in virtually 
every system, multiplication is rarely used. The product of two signals is expressed 
by the following equation: 
Ymuit (t) = Xi X 2 (t) 
Comparison The function of a comparator is given by the equation: 
Y(t) = { 1, x18(t) - X m inus > 0 
0 7 X1 8 (t) - Xminus < 0 
The comparator is the most important system for doing any analogue to digital 
conversion. 
Discussion 
The integrator and scaling systems are very important for filtering and analogue 
signal processing in general. It is these circuits that we will implement using pulse 
based techniques, though we will demonstrate techniques for doing multiplication 
and comparison during this process. It is obvious that by the use of an integrator 
it is possible to realise many alternative operations in a sampled data system. By 
H
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integrating only two continuous samples we implement an adder-subtracter or a 
differator. Furthermore if we integrate only one sample we realise an elementary 
memory cell or a delay (z'). 
2.7 Integrator and Scaler Implementations 
In this section we will present conventional integrators and scalers. A continuous-
time OTA-C integrator, a Switched Capacitor (SC) and a Switch Current (SI) 
integrator will be analysed, in order to highlight the inherent limitations of those 
implementations, which led to the introduction of pulse-based circuits. 
2.7.1 Continuous-Time Integrators 
Figure 2-12: OTA-C integrators: block diagram and circuit details. 
Though L—C components were used in early signal processing analogue circuits, 
such as electronic filters, they are sensitive to variations in the component values 
and suffer from power loss between source and load [47,43,44]. For this reason the 
implementation of LC circuits by the use of active-RC components, which emulate 
the function of the inductor and the capacitor was introduced. The first analogue 
systems implemented in silicon were undoubtedly active RC circuits based on 
operational amplifiers to implement the scaler and the integrator. These circuits 
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though still much in use today, suffer from drift and the uncertainty of the absolute 
capacitance and resistance values in VLSI; thus special processing options are 
needed to implement integrated active RC integrators-scalers. At present other 
active integrators circuits, are used for building continuous-time integrators and 
scalers, based on Operational Trans conductance Amplifier (OTAs—figure 2-12) 
cells [48]. 
The basic building block is the OTA which is a Linear Voltage Controlled 
Current Source (VCCS). By adding a capacitor C at the output it is possible to 
realise an integrator with a controlled gain. Take the circuit shown in figure 2-12, 
if M1 -M2 are matched (01 = 02 =,3 and VT1 = VT2 = VT) and the bulk effect is 
neglected, then the drain currents 'd1  and 1d2  are given by the equations: 
1 	 2. 	/3 	2 
iDj= --• (VGS1 - VT) , D2 = _. (vs - VT) 	 (2.8) 
where vGs, = IN, - V. Note that I = iD, + iD,. The two currents can be also 
expressed as a function of: 
1, 	01.1 
= 'D + d = + F V ri 1 -_ 
Therefore 
OUT = iDj - 	= 2 d 1/l1IN = Gm LV IN 	(2.9) 
where VIN = t'p - Urn . It is obvious from (2.9) that the OTA circuit is a VCCS. 
When the output of (2.9) is integrated in time through the capacitor C 
GM  
Vout = f 'LOUT dt 	J LVjjy dt 
Even though this circuit still suffers from the need to know the exact value of the 
capacitance C, it is possible to trimmer a ladder filter to the exact gain values we 
require, because the gain is electronically controllable. 
Bipolar OTA filter circuits have reached frequencies of operation as high as 
100MHz [48]. Yet OTA-C circuits are difficult to implement, interconnect and it 
is possible to alter the gain only over a limited range [49]. Usually such circuits 
are tailored for a specific application in the high frequency range. 
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2.7.2 Switched- Capacitor Integrators 
The SC technique is based on the principle that a periodically switched capacitor 
can behave as a resistor, as long as the sampling frequency is 7 to 10 times faster 
than the maximum signal frequency. The idea of implementing a resistor with a 
switched capacitor was first published by J. Maxwell in 1891 [50] and a few circuits 
using SC techniques were designed in the thirties. Yet it was in mid sixties when 
researchers realised the importance of the SC circuits and gave to the technique 
its name [47,51]. 
1_mrii_ 
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Figure 2-13: SC resistance simulation. 
The principle of SC circuits is shown in figure 2-13. During the phase 1D 1 of the 
non overlapping clocks (i 2) the capacitor C is charged to Q2 = CV1 . During 
I2 the charge which is flowing at the output is Q0 = —CV2 . Therefore the flow 
of the charge is given by the equation Q = C(Vi - V2 ) [50,44,46]. If this event 
takes place f, times per second the current which flows through the capacitor is 
Iscfs(VlV2)Req v1_v2- 
'Sc 	]ã 
SC is a well established respectable technique, much used by industry. Since 
the first practical implementation of SC circuits in 1967 more than 30 years of 
improvements and research have enhanced the capabilities of the initial circuits [52, 
53]. 
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Figure 2-14: Switched Capacitor Integrator. 
A basic SC integrator is based on the idea of simulating a resistor Req  with 
a capacitor switched at f is shown in figure 2-14. Consider the timing diagram 
of figure 2-13; the voltage V0 _ 1  at the moment t = ( ii - l)T is -VC2 when 
I is high, at the same time the capacitor Ci is charged to the input V2, 1 . 
During the next I2 clock at t = (n - the two capacitors are connected in 
series. In this case the voltage difference in VC, is zero (because of the OPAMP 
virtual ground), therefore C1  is discharged. The current which discharges Ci comes 
through C2  (because of the OPAMP infinite input resistance), therefore the charge 
AQ = Ci V(z) is transferred to C2 . By expressing that in the z domain we get: 
- V0t(z) - C1 Z 	 (2.10) H(z) - 
Vin(z) - C 2 1 - z' 
it is obvious that the circuit of figure 2-14 is an non inverting lossy integrator. In 
order to obtain an inverting SC integrator we must exchange and I2  as it is 
indicated in figure 2-14, in that case 




The development of switched capacitor circuits (triggered by [54]) was ideally 
suited to MOS technology using double polysilicon linear capacitors. The advant-
ages of this technique are summarised here 
The gain is controllable by an accurately controlled capacitor ratio. rather 
than by absolute values which have big variations in VLSI implementations. 
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• It is suitable to MOS implementation. Because it uses three components: 
capacitors, switches and OPAMPs which are easily implemented in a double 
polysilicon MOS process. Furthermore there is no need for special processing 
options required for the implementation of accurate big value resistors. 
It is possible to operate over a big range of frequencies, by just changing the 
sampling frequency f. 
They are smaller in size (because the capacitors are small) compared to 
active RC circuits. Therefore it is cheaper to produce SC filters. 
. The same design process for both LC or active RC ladder filters can be used 
thus avoiding the need to redesign from scratch. 
These reasons made sc the dominant technique for implementing filters in silicon. 
However the market demanded even higher frequencies of operation resulting in 
higher levels of clock feedthrough noise [53]. Furthermore the dynamic range of 
a sc filter depends to the power supply level; the signal to noise ratio decreases 
at lower voltage supplies, limiting the operation of a SC integrator. The use of 
supply voltages as low as 1V, in low-power systems emerged in this decade, pose 
significant constrains to the use of SC circuits. 
2.7.3 Switched Current (SI) Integrators 
A new technique emerged in 1988 [55,56,57], to address the problems in analogue 
signal processing due to the reduction of the power supply voltage (to 3V, 2.2V 
or even around 1V today). This technique uses currents to represent the input 
values instead of voltages [57,58,47,42]. Those circuits can operate in lower voltage 
supplies with a big dynamic range. This area of analogue electronics is called 
Current Mode (CM) design [59,60,61,59,62]. 
An other definition of CM is compressed voltage operation. That is because 
internal node voltages are still used, however in this case the voltage on the capa- 
citors is "compressed" by the use of the V-I characteristic of the MOS transistor, 
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where the voltage at the gate of the transistor is a function of the square-root of 
the drain current. The opposite effect takes place at the output where the voltage 
is expanded in order to regenerate the output current (for bipolar transistors the 
compressing is exponential). This is the reason why CM circuits can operate with 
lower voltage supplies. 
Here we will demonstrate the use 
of sampled data Switched Current (SI) 
cells, suitable for sampled-data signal 
processing [58,42,63]. The basic Track 
and Hold (TH) Switched Current cir-
cuit is shown in figure 2-15 [64,63,56, 
651. When the switch 1i  is closed the 
output 'oat  of the current mirror com-
bined by the transistors M1 , M2 tracks 
the input current When cI  opens 
Figure 2-15: Elementary Track and 
Hold circuit. 
the parasitic capacitor of the output transistor M2 is charged to the voltage which 
forces 'out = 'inO, where 'mO  is the input current at the moment 4b, opened. The 
current source 'A  is used to enable bipolar I/O currents, since both transistors M1 
and M2 can only sink currents. Note also that the output current is inverted with 
regard to the input current. 
A SI Track & Hold integrator (figure 2-16 is composed by the use of two TH 
circuits, the second being a PMOS equivalent to the circuit shown in figure 2-
15. At the falling edge of the first clock 11,  the transistor M2 "stores" the input 
current plus If which is fed back from M4 . At the next clock 'T2  the new output 
current of the second TH circuit If is feed back to the input. Therefore the output 
of the circuit in figure 2-16 is given by the equation. 




where K is the scaling factor which depends to the ratio of the input to output 
transistors K = ri /r5 , if r1 = wi /l i = r2 = r3 = r4 . The extra transistor M5 is 
needed because the Track & Hold circuit can drive only one output, in contrast 
M5 
I out 
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If 
Figure 2-16: Track & Hold integrator. 
to SC circuits which have a bigger "fan-out". On the other hand currents are 
easier distributed and added at the input, compared to sc circuits which offer 
limited "fan-in" and drive capabilities [66]. Equation (2.12) is identical to the 
noninverting sc integrator, it is possible to generate an inverting SI integrator 
(by modifying the circuit of figure 2-16), therefore all the techniques used in sc 
filter implementations can be directly applied to SI circuits [67,48,68,49]. 
In the SI circuit presented here noise due to clock feedtrough problems is more 
critical than in SC circuits, were it generates offsets. In this case mismatch at the 




I(VGS — V l ) 
where V1 = VT + V1 and V1 is the voltage mismatch due to clock feedthrough [67, 
69,63]. compared to sc where distortion is due to OPAMP inaccuracies, it seems 
that SI techniques lack in accuracy. 
Signal Processing and Field Programmable Analogue Arrays 	 33 
2.8 Field Programmable Analogue Arrays 
2.8.1 Reconfigurable Analogue Hardware 
Early analogue computers were the first examples of programmable analogue hard-
ware [70,71,72]. Long before the introduction of digital computers analogue sys-
tems were used for Bode plots [71], or for the control of electric motors and ser-
vomechanisms [70]. Some of them included programmable features and control-
lable error correction [71]. However the development of digital electronics rapidly 
diminished the use of analogue electronics to stand-alone filtering or ADC-DAC 
systems used in digital computer interfacing circuits. 
The development of reconfigurable accurate, low-cost, rapid-prototyping ana-
logue techniques was always desirable in the electronic market. In the past several 
commercial analogue IC circuits (mostly filters) were designed in such a way to 
enable some sort of programmability. Continuous time circuits (for example the 
MAX274 & MAX275 [73]) use external resistance and capacitors to implement 
many filter configurations. User-friendly software was developed in order to cal-
culate the filter coefficients and map them to the circuit [73]. Switched capacitor 
circuits offer an even larger programmability [51], by changing the sampling fre-
quency [74,75]. 
All these circuits are tailored for filtering, nevertheless some early universal 
analogue circuits were developed, that could be reconfigured for different applic-
ations. One of the earliest ones being the GAP-01 by Precision Monolithics (de-
veloped at the early 80s) which uses on-board analogue switches and external 
routing for reconfiguring the device. Digitally controlled potentiometers are an-
other example of accurate, reconfigurable analogue devices, incorporating switches 
for defining the resistor ratio. The Cellular Neural Network (CNN) universal ma-
chine is an interesting "analogic" computer [76,77,78]. Finally the programmable 
Analogue Interfacing Chip (AIC) by Texas Instruments is worth mentioning, to 
conclude these early implementations. 
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2.8.2 Present FPAA Implementations 
During this decade the concept of FPAAs was introduced, as a monolithic device 
with an array of analogue reconfigurable cells connected together by analogue local 
and global interconnect [79,80]. The device includes SRAM cells for storing the 
configuration parameters. Some high-level software tools are closely related to 
FPAAs; these CAD tools help the end-user to represent the analogue circuit at an 
abstracted level. This design is then transformed to the configuration bits which 
are usually shifted into the FPAA device. 
It is evident that FPAAs are very similar to their digital counterparts the FP -
GAs [81]. In fact the ultimate goal is to implement analogue circuits which might 
revolutionise analogue design as much as FPGAs revolutionised digital design. It 
should be noted that the Field Programmable factor of the FPAA implementation 
is critical for their commercial success. By saying that we mean that the device 
should be as programmable as possible. The requirement for externally connected 
components is in direct contradiction to the FPAA concept. 
The first circuit which combined all the elements of an FPAA was performing 
tasks of neural-computation, by the use of transmission gates to connect the cir-
cuit resources [82]. Other papers at the beginning of this decade addressed the 
implementation of FPAAs [83,78]. It is possible to categorise them in three big 
categories SC [84,85,86] SI [87] and continuous time [88,89,90,91] implementations 
(sometimes low-power [89]). Most of them use transmission gates to program the 
local interconnect, while integrators, scalers or multipurpose analogue cells were 
implemented by the use of standard SC or CM techniques. 
Today some commercially available products have entered the market. Starting 
with IMP which launched several chips [92,93] targeting automotive, data acquis-
ition, medical instrumentation, distant measurement, reconfigurable test equip-
ment, process control and sensor signal conditioning applications. These chips 
integrate some elementary building blocks such as filters, multiplexes, adders, in-
put and output amplifiers based on SC circuits, together with programmable local 
interconnect. 
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Motorola has launched its own version of a FPAA, licensed from Pilkintron 
Microelectronics [85]. This device is based on SC circuits and it can implement 
a big range of analogue signal processing tasks. A CAD tool is also available 
to facilitate the design of standard circuit filter, comparator, and other OPAMP 
based circuits. 
Finally a new Analogue Signal Processor chip entered the market. It uses log-
domain multipliers in order to perform multiplication [88,94]. Log-domain multi-
pliers use logarithmic properties to achieve multiplication by adding the logarithm 
of the input currents (figure 6-8): 
A x B = emfl+mfl 
where bipolar transistors are used to obtain the logarithm of the input currents, 
the voltage addition is done by an OPAMP based adder and the output current 
is derived from other bipolar transistors. 
2.8.3 Field Programmable Mixed-Signal Arrays 
The next step on the development of Field Programmable circuits is to combine 
analogue and digital cells on the same chip, integrated into a mixed-signal ar-
ray [80]. The mixed-signal cell must combine both an FPGA and the analogue 
parts into a closely related entity, with analogue signals transformed to digital 
words and DACs regenerating analogue outputs [95]. There is a big potential 
market for those devices, market research firms (including ICE) indicate that 
mixed-signal ICs represent a 25% of $4.0 billion digital IC market. 
At the moment there is no commercially available mixed-signal IC. Nevertheless 
Actel has filed a patent which describes an FPGA with ADC and DAC cells [96], 
AMD describes two types of mixed-signal cells where an analogue front-end (or 
back-end) circuit is combined with a programmable logic array [97,98]. Recently 
Motorola announced a mixed-signal version of its FPAA [99]. It is believed that 
both FPAAs and FPMAs are in their infancy and that their progress awaits a 
"killer application" to boost their production, rather than being a solution to an 
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unknown problem. Several factors indicate that progress and development will 
continue, namely: 
• The assembly of intellectual property on field programmable analogue or 
mixed signal arrays, by many companies (expressed by an increasing number 
of patent filings). 
• The fact that the FPGA market approaches saturation, therefore other al-
ternative field programmable device markets are explored to expand the 
financial basis. 
• The demand for fast accurate efficient prototyping of analogue circuits by 
companies which cannot afford the cost of custom-made analogue devices. 
• The tendency in the IC market to integrate complete systems on single 
devices. 
• The boom of the analogue market by the introduction of new small, battery 
operated products (mobile phones, advanced music systems, laptop com-
puters etc.) 
2.8.4 Discussion 
Even though the market looks promising, conventional approaches have failed to 
address the problems of practical FPMA implementations, because SC or SI tech-
niques enforce numerous restrictions on the operation of mixed-signal circuits. We 
believe that new sampled data circuits should be used for implementing FPMAs. 
In table 2-3 a brief outline of standard SC and SI features critical to the 
implementation of FPMAs is given. From this comparison it is clear that SC 
circuits are better suited to the implementation of FPAAs, because the gain can 
be easily controlled by modifying the sampling frequency, though voltage signals 
are more sensitive to noise than currents [100]. 
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Switched Capacitor 	 Switched Current 
Fan-Out 	Big fan-out depending on the Fan-Out is one per output stage 
design of the OPAMP and the Ca- therefore n output stages are 
pacitance of the load, 	 needed for n outputs. 
Fan-In 	A switched capacitor circuit is Big fan-in since it is very easy to 
needed per input therefore the add currents at the input node 
fan-in is one per input stage. 	(subject to reaching the limits of 
operation). 
Intercon- Limited because of coupling Better because currents are not 
nection 	between analogue and digital so sensitive to noise and because 
lines, because of the line capacit- it is easier to switch currents. 








Can be easily controlled by chan-
ging the sampling frequency 
Bad, because clock-feedthrough 
effects corrupt the input voltage 
samples resulting in voltage 
offsets 
Because of the need to control 
the ratio of transistors, the cir-
cuit needed for programmable 
gain is big and clumsy. 
Very bad, clock feedtrough ef-
fects give high order effects res-
ulting in harmonic distortion (as 
well as offsets). 
Features Sampled analogue cells, Ana-
logue I/O (voltage), digitally 
controlled gain 
Sampled analogue cells, Ana-
logue I/O (current), transistor 
W/L controlled gain 
Table 2-3. SC and SI characteristics. 
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Present SC based FPMA circuits integrate some analogue FPAA and digital 
FPGA cells on the same chip [99]. There is limited interconnection between the 
analogue and the digital cells. This is due to the fact that voltage domain analogue 
values are very sensitive to noise coupled from the digital signals. In these circuits 
extra A/D and D/A circuits are needed per cell, in order to achieve such a closely 
related entity with feedback from both the analogue and the digital cells [96, 
97,98,95]. In that way the mixed-signal virtues of the FPMA circuit could be 
used to achieve an optimum operation of the overall device. For example some 
feedback from the analogue cells could be used in a negative feedback loop or an 
adaptable algorithm implemented by the digital cells of a FPMA device. However 
the analogue and digital interfacing cells would have to be of a limited accuracy, 
in order to reduce the size needed by the converters and integrate many cells on a 
single chip [95,97]. 
Finally the software which is used to translate the analogue schematic design 
to the FPMA configuration bit series, should be friendly to the user based on a 
straight-forward window environment, without too many constraints which would 
be difficult to remember. This is particularly difficult in SC circuits, since many 
constraints are imposed by the limited interconnect and the drive capability of 
the OPAMPS. Indeed the software development cost is frequently as large as the 
design cost of the device. 
In our first attempts to understand these constraints and adopt some approach 
to FPMA implementation, we realised that standard SC [52] or SI [58,67,42] cells 
which have been used in industry, in other FPAA implementations, are not suited 
to the implementation of FPMAs [53,68]. A different signalling technique should 
be used in order to exploit the mixed-signal virtues of the cells. Because of the 
artificial neural information background [5,7,6,101] which was available in our 
group, we realised that an alternative method for representing the analogue inputs 
by the use of pulses, would be better suited for the FPMA implementation [29]. 
In that way all the inputs to an analogue cell are digital signals, modulating 
analogue values in time. These inputs are used to charge the integrating capa-
citors, the output derives from a comparator which compares the voltage on the 
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integrating capacitor to a ramp [29,31,30]. Therefore every cell includes an A/D 
and D/A converter, in consequence all the cell I/O (apart from a few global ref-
erence or bias voltages) is digital, while all the internal manipulation is analogue. 
The signals can be distributed by conventional FPGA cells, while some of the 
digital functionality can be used in a mixed-signal implementation [11,32]. In that 
way there is no need to develop new FPMA software, it is possible to use com-
mercially available software, by extending the FPGA libraries to include analogue 
cell interconnect. 
2.8.5 Pulse-Based circuit outline 
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Figure 2-17: Pulse-Based FPMA implementation A) Device Array B) Analogue 
circuit block diagram C) Integrator details. 
In this section we will briefly introduce and analyse the operation of a typical 
pulse-based FPMA implementation; more detailed discussion will appear in the 
following chapters. In a typical pulse-based FPMA (figure 2-17A) an array of 
analogue and digital programmable blocks is integrated on the same chip (in our 
designs the digital cells will be provided by an external FPGA). Digital lines 
are used for the interconnection of both analogue and digital cells, the analogue 
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values are represented by pulses, which encode in time the analogue information, 
by modulating a digital pulse. 
Figure 2-17B shows the block diagram of a typical analogue cell. It has one or 
multiple PWM inputs, those inputs are integrated in time, the resultant integrated 
value is scaled by a constant number (K) and the overall value is compared to 
a ramp signal. The output of the comparator is a PWM signal, which can be 
directed to other analogue cells (usually some extra processing is performed at the 
PWM output signal—in our circuits a XOR gate is used for that.) The typical 
analogue cell has also some digital control lines which control the gain (K) and 
configure the internal circuit. 
Figure 2-17C shows the implementation details of the our typical integrator 
and scaler. The PWM input signals (figure 2-17B) are initially processed by some 
digital logic blocks (external to our circuits). Those logic blocks multiplex in time 
the inputs (or multiply the K factor to an integer value). The two resultant signals 
and ) control the two switches (shown in figure 2-17C), which either dump 
or remove some charge on the integrating capacitor The overall K factor 
can be controlled electronically, by changing the integrating current (lint)  and the 
capacitor value 
Analogue arrays like the one analysed above, will be used throughout this 
thesis, in conjunction to standard digital programmable logic, to produce ana-
logue sampled-data, mixed-signal and ADC-DAC systems. A lossy integrator, 
such as the one described above (figure 2-17C), needs to be sampled at frequen-
cies extending over ten times the maximum input signal frequency (in our CMOS 
circuits the maximum sampling frequency was about 1MHz while in the BiCMOS 
implementations it can reach 20MHz). Alternatively an exact design technique 
or a mixed-signal algorithm can be used; this enables sampling at the Nyquist 
frequency (IN f = 2 . f,). 
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Palmo Techniques: The pulse 
based approach 
3.1 The use of pulses in analogue systems 
In our approach to the design of Field Programmable Mixed Signal arrays, we 
realised that novel ideas should be used in order to interface an analogue FPAA to a 
digital FPGA. Our approach involved the use of digital pulses, to encode analogue 
input values in time [29]. Though this is a novel approach to signal processing it 
has already been used in other analogue and mixed-signal implementations [102]. 
Figure 3-1: Stochastic signal Multiplication and Addition. 
Stochastic computers, which were proposed during the seventies [71, Chapter 
201, is one example of using pulsed signals, in order to implement mixed signal 
systems. Stochastic computers incorporated the use of digital I/O with analogue 
circuits for the generation of uncorrelated outputs. The principal behind stochastic 
41 
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arithmetic is that if two pulse signal sources are statistically uncorrelated, then 
it is possible to realise a multiplier and an adder by the use of an AND and an 
OR gate respectively (figure 3-1). Take for example the uncorrelated signals (A 
and B) of figure 3-1. In stochastic systems the pulsed signals series represents 
the analogue value of the probability that the signal is high during a fixed sample 
period T8 . A signal represented by the maximum frequency of pulses represents 
the value of "1.0". Therefore in figure 3-1 A = 0.5 and B = 0.1. By ANDing the 
two signals we obtain an output of A B 0.05, while the output of the OR gate 
is A + B 0.6. It is clear that the signals used in stochastic arithmetic should 
be uncorrelated and random, otherwise the output of the AND gate would be 0.1 
and that of the OR gate 0.5 
Stochastic computers use compact circuits for performing arithmetic functions. 
Nevertheless the complexity of the circuits needed to generate uncorrelated out-
puts [103] and the big number of pulses needed to minimise random effects and 
generate accurate results, posed a considerable limitation to the use of stochastic 
computers and especially to their maximum frequency of operation. 
Most Analogue to Digital converters are another example of analogue pulse-
based systems. In Pulse Width and Pulsed Frequency Modulators the analogue 
input (usually a voltage) is compared to a ramp and the width or the frequency of 
the resultant pulses define the magnitude of the input [46,43,44]. E - A circuits 
is another example of A/D conversion, where the frequency of the resultant pulse 
stream is used by the digital circuit to measure an analogue input value with a big 
dynamic range (section 2.5.3). Take the first order E - A converter of figure 2-11: 
if the input value of x(t) is 1/5 and the initial condition of the integrator is zero, 
then the output of the comparator for the first 20 cycles samples will be: "0", "0", 
	
" ,, (Iv, 	(V, "(1" "11" " " "fl" "IV' "IV' 	" " C(V 	 (fl 
'J , U, U, 	 U, U, U, U, 	 U, U, U, U, 
	 U, 
"0". The average of the resultant pulse series approaches 1/5. 
Finally we will mention the field of pulse-based artificial neural networks, 
because this was the source of our inspiration for the implementation of pulse-
based integrators and scalers for analogue and mixed-signals field programmable 
devices [5,7,104,102]. Neural network implementations use pulse-based signals to 
Palmo Techniques: The pulse based approach 	 43 
generate the output (y) of the function 
N 
Y = f (E Wk Xk) 
k=1 
where Xk are the inputs, Wk are the synapse weights and 1(x) is the neuron ac-
tivation function [5]. In analogue implementations the inputs are pulses and they 
define which current sources (Ik = 'wk) will charge a capacitor for the duration 
LTXk  (figure 3-2). The charge which is accumulated on the capacitor over a cycle 
wk* .---------- 	4Fw2 	 4,'w1 
ATink, "n2 n1 





Figure 3-2: Pulse-Stream Neural Networks. 
defines the sum of the input products Wk Xk. This voltage is then compared to 
• ramp in order to generate the pulsed output [7,6]. By changing the ramp to 
• non-linear one it is possible to realise non-linear activation functions f(x) [7]. 
Other neural network implementations incorporate stochastic pulse series [9,10, 
1031, in order to implement circuits similar to the stochastic computers mentioned 
before. In fact almost every modern artificial neural network implementation uses 
some form of pulsed input/output scheme [102]. 
The biggest disadvantage of pulse-based systems on the other hand comes 
from the nature of their signal representation. The information is encoded in 
time, therefore the faster the circuit operates the smaller the signal to noise ratio 
becomes. Though this is true for any analogue design, in the pulse-based case 
the increase of the operating frequency significantly reduces the dynamic range of 
the output [102]. It is estimated that a pulse-based system will be two to four 
times slower than an SC or SI circuit for a given process. Nevertheless new circuit 
Palmo Techniques: The pulse based approach 
	
44 
design ideas for a sampled data log-domain integrator, which will be presented in 
chapter 6, are ideally suited to the pulsed signalling mechanism, combining the 
advantages of our circuits with a sample frequency much higher than conventional 
SC or SI techniques. 
3.1.1 Advantages of pulsed systems for the implementa-
tion of FPMAs 
Pulse-based signals offer distinct advantages over conventional voltage or current 
mode circuits for the implementation of Field Programmable hardware. 
• Compact A/D and D/A converters The complexity of A/D and D/A 
converters in a pulse-based system is significantly reduced compared to a 
multibit conventional mixed signal circuit, because the signal is coded by 
the use of only one digital line. This makes the use of pulsed systems ideal 
for the implementation of compact mixed signal circuits with two converters 
per cell. 
• Simple Cells The circuits used to implement the analogue part of the mixed 
signal array are simple to design, layout and test. 
• Small Cells Compared to SC or SI implementations our Palmo circuits 
are much more compact for a given resolution. Because the gain of the 
integrator is proportional to the product of a capacitor ratio times a current 
ratio, bigger programmability can be achieved in smaller area. 
• Analogue and Digital Cell interface In our circuits all the I/O signals 
are digital and the analogue operations are performed at the main core of 
the cells. It is therefore possible to isolate the analogue signals from the 
digital control lines with guard-rings and physical distance, thus minimising 
the need for careful design of the interconnect topology. 
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. Limited Noise An added advantage of our circuits is that it is possible to 
realise switching techniques which do not affect the voltage on the integrating 
capacitors, hence reducing the clock-feedtrough noise to virtually zero. 
FPGA routing Since all the I/O signals are digital and therefore robust 
and easily redistributed across chips, an FPGA can be used for the routing, 
enabling extended programmability and a big fanout. 






Figure 3-3: Typical Palmo Cell. 
Having realised that pulse-based signals offer significant advantages to the im-
plementation of FPMAs, the main parameters of the pulse-based cells were in-
troduced. Ideally these cells perform analogue operations to digital inputs and 
generate pulsed outputs [5,102]. It is these cells that were implemented by the 
use of either voltage or current mode circuits. We named this technique Palmo 
signal processing, from the hellenic word "flaAos" which means pulsebeat, pulse 
palpitation or series of pulses, to signify the importance of the use of pulses as the 
signalling mechanism. 
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The elementary functions were implemented are those of scaling and integra-
tion, since it is possible to perform most linear signal processing functions by the 
use of integrators and scalers, as was mentioned in the previous chapter. A typical 
block diagram of our circuits is shown in figure 3-3 [29,31]. The input pulses are 
integrated over time by the use of an analogue integrator. This is usually done 
by charging a capacitor with a constant current. In the current mode circuits 
the voltage on the capacitor is compressed because of the transfer function of the 
input transistors, while in the voltage domain it is linear. 
This integrated value is then compared to a ramp, in order to regenerate the 
pulsed output. The ramp is generated from a step signal by the use of an identical 
integrator. This ramp can be global for the whole chip or local for every cell. The 
advantage of using such a ramp generation is that it is possible to accurately control 
the overall gain (K) of the circuit. This is equal to the ratio of the individual gains 
of the integrator (K) and the ramp (Kramp) 
K
= 	 (3.1) 
ramp 
Because ratios of capacitors and currents in analogue VLSI can be accurately 
matched, as opposed to their absolute values which suffer from a big variation [105, 
106,1071 the control over the gain is improved. It is these integrators that we have 
implemented by the use of analogue VLSI in our Palmo cells. 
3.3 Signal Representation 
After having considered the implementation of a typical Palmo cell the signalling 
mechanism needs to be defined in order to design the actual circuits. There are two 
main pulse modulation techniques with many variations, namely Pulse Frequency 
Modulation (PFM) and Pulse Width Modulation (PWM) [102]. 
PFM is a pulse based technique used in many applications such as modems 
and mobile phones. According to this modulation the frequency of a pulse series 
represents the size of the signal. In an ideal PFM scheme the width of every pulse 
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is the same; in practice some small variations may occur. PWM on the other hand 
modulates the width of a pulse depending on the input signal while the frequency 
of the pulsed output remains constant. 
PFM is not appealing for implementing our Palmo signal processing cells. This 
is mainly due to two factors: first a varying number of pulses is needed to define 
a typical Palmo signal and in some cases it is not possible to have equal sampling 
intervals, which makes the use of such a PFM technique not suitable for sampled-
data signal processing; furthermore because the number of pulses which are needed 
to represent a signal is big, the maximum frequency of operation is limited to 
small values. Second, a big number of input pulses will generate significant noise 
on the integrating capacitors, because of coupling between the input pulses and 





A 	C-F-1- D 
Figure 3-4: Different PWM generation schemes. 
PWM on the other hand is better suited to sampled-data signal processing 
because the sampling rate is well defined and because only one pulse represents a 
signal value. In addition it is possible to run the circuits with a higher sampling 
frequency than PFM based circuits. Having decided upon the pulse modulation 
technique, the actual signal representation has to be defined. There are many 
different ways to generate a PWM signal, depending on the ramp signal used. 
In figure 3-4 an integrated value mt is compared to a Ramp generating the Out- 
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put. The first option 3-4A, uses a negative going double-sided ramp, the resultant 
output pulse being a centred pulse with a width proportional to the size of mt. Fig-
ure 3-4B shows a positive going double-sided ramp, resulting in a centred absence 
of pulse. The overall time which the two output pulses are high is proportional 
to the mt value as well. The signals in figure 3-4C,D show the PWM output of 
a system using a single sided ramp. In this case the pulses are not centred and in 
the case of the up going single sided ramp the output is inversely proportional to 
the mt value. 
The use of double sided ramps offers the advantage of cancelling the effects of 
any comparator delays, as long as the up and down going delays of the comparator 
are matched. Furthermore, the centred pulse of figure 3-4A introduces less noise 
than the other pulse signalling schemes. In this scheme, the power supply vari-
ations due to the current spikes generated by the transition of the comparators, 
are smaller, since in most cases the pulses occur at different moments. This is in 
contrast to all the other signal coding schemes where the transitions occur simul-
taneously. However the scaling factor of the Palmo cells is controlled by the ratio 
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Figure 3-5: A) Scaling by the use of the Ramp, B) Saturated Ramp (double and 
single sided). 
of the gains of the two integrators generating the Ramp and Tnt (equation 3.5). 
In other words scaling can be achieved by controlling the slope of the ramp (fig-
ure 3-5A). In order to exploit the full dynamic range of the circuit we would like 
the integrator, which integrates the input pulses, to reach the maximum available 
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values. In that case the ramp would saturate at the maximum value defined by 
the supply voltage. In order to generate a double sided ramp a delay is needed 
(figure 3-5). The circuit for making this delay proportional to the slope of the 
ramp is very complicated while any timing mismatches will generate harmonic 
distortion at the output. Therefore we used a single sided ramp in our Palmo 
implementations. 
Finally a sign-magnitude coding is used 
in our circuits [29]. The magnitude of the 
signal is represented by the duration of the 
pulse, while the sign is determined by whether 
the pulse occurred in the positive or negat-
ive cycle of a global sign clock (figure 3-6). 






Figure 3-6: The Palmo signalling 
mechanism. 
represented by a pulse which is 'high' for LTpuise during the positive cycle of 
the sign clock, and a negative input value of '—A' by a pulse which is 'high' for 
LTpuise during the negative cycle of the sign clock. The sign is defined by a global 
sign clock and the magnitude by the width of the pulse. 
This representation has the advantages that without initiating any significant 
delay, a zero signal value results in the absence of any pulses (in either the 'high' 
or the 'low' period of the sign clock) and that, apart from the global sign clock, 
there is only one data line for each signed pulse signal. This reduces the amount 
of interconnect required. 
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Figure 3-7: Palmo typical voltage domain Cell. 
3.4 Palmo Voltage Domain Implementation 
Consider the circuit of Figure 3-7. The non-inverting and inverting signed-
PWM inputs (plus and minus respectively) of a typical palmo cell, are directed by 
external digital logic to either the or the switch depending on the sign bit 
and other control signals. If is closed then charge is dumped onto the capacitor 
Cint for the duration of the pulse AT. If the switch is closed, charge is removed 
from C 1-. 
The charge accumulated on the integrating capacitor V Cjnt is then compared 
with a ramp (sixth trace in figure 3-7 - Var). The switches ( and ) of the 
ramp generating circuit are driven directly by the signals Rup and Rdown, which 
are usually globally generated. The comparison of Vint  and VC, results in a pulse 
signal, which encodes the PWM information. However an exclusive OR (XOR) 
gate should be used at the output, to ensure the regeneration of the signed pulse 
representation described earlier. 
By allowing signals arriving at the plus and minus inputs to be continuously 
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integrated, the resultant output signal, out, is a scaled, pulse width modulated 
representation of the integrated signal. 
3.4. IL 	Pairno Miller Integrator 
In a Miller Integrator the input at the plus node is delayed by one clock period 
to the output. The input at the minus is inverted and delayed by one-half clock 
period to the output. This initiates the need for a delay clock (B). The function of 
the proposed Palmo analogue cell (figure 3-7) is defined by the digital logic block 
which drives the and switches. The appropriate digital logic to generate 
the signals 	and 	in order to implement a Miller integrator are given by the 
following equations 
=PSB+MS•B 
where S is the sign clock, P is the plus input, M is the minus input, and B is 
produced by the delay. 
By the use of this digital logic the charge accumulated on the integrating 
capacitor during one cycle (C) is given by equation 3.2. 
-1/2\ 1 Qct(z) = 'mt (zT18z_1 - TminusZ 	) 
The voltage (VC ) on the integrating capacitor at the end of an integrating cycle 
is given by the following equations: 
LQcm nt (z) 
= vcintz -1 + 	
cmnt 
- 1 Cint 	Ti5z' - TrninusZ112 
Cila- 
The voltage (Vc ) accumulated on the integrating capacitor (figure 3-7) is com-
pared with the ramp (Var ) in order to regenerate the pulsed output. When the 
voltage VC, becomes equal to the voltage on the comparator output will 
change state, defining the end of the pulse-width output. In this time the voltage 




1 - z - ' 
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and Vci,,t = Vc. thus: 
G -1/2 
	
'mt 	 - AT 	
(33) 
6int1r 1-z - ' 
In the well established S-C active RC filter implementation a switched-capacitor 
replaces R [52,44,42,47]. The transfer function of the S-C Miller integrator (fig-
ure 2-14) with its output sampled on cI is: 
V0t(z) = C (VIZ-' 
- V2z_4/2) 	
(34) 
It is noticeable from equations 3.3 and 3.4 that the proposed Pairno basic building 
block and the S-C Miller integrator have identical transfer functions with: 
 C. 	__ Cr 'mt 
I 	mt 	r 
Because of this similarity existing S-C synthesis techniques and tools can be ap-
plied to the Pairno realisation [29,31]. On the other hand it is very important to 
note that scaling (K) is a function of the ratio of two capacitances multiplied by 
the ratio of two currents, resulting in greater dynamic range of filter coefficients, 
compared to conventional S-C (or S-I) techniques [53,67,57]. Since the ratio of 
capacitors in equation (3.5), can be modified by switching between the elements of 
a capacitor array, and the ratio of the currents can be electrically modified, with 
sufficient accuracy [108,106,109,69]; it is realised that the scale factor K is fully 
programmable and insensitive to absolute values [110,105,111][8, Appendix C]. 
3.4.2 Charge-Injection 
Charge injection is a very well known phenomenon in which some part of the 
charge stored in the channel of a MOS transistor used as a switch, is discharged 
on the associated capacitors [100,42] (figure 3-8A). This effect in conjunction with 
coupling from the control clock (), known as clock feedthrough [42], is responsible 
for errors in the integrated voltage. It also causes offsets and poses limitations to 
the overall circuit performance. 
This effect is proportional to the capacitor ratio CsWmtCh/C,  the control clock 
slope and voltage swing. There is a way of cancelling charge injection, by generat- 
ing an accurate complementary clock (, figure 3-813) [100,42]. However, because 
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Figure 3-8: MOS switch implementations with reduced clock-feedthrough. 
in practice it is very difficult to control the slope and the delays of digital logic cells, 
in order to generate identical inverted clocks, precise cancellation of the charge is 
impossible to achieve. 
This discussion makes evident that the use of switches to control the current 
of the current source 'mt  in figure 3-7 will introduce some charge injection on the 
integrating capacitor. 






Figure 3-9: Current source circuit 
As seen from Figure 3-7, the circuit building blocks required to implement 
the Palmo filter tap are simple and common-place. The critical structure in the 
implementation is the charge dump/remove circuit. 
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By using a standard switching arrangement we would require relatively large 
currents (10's of A) and careful consideration of switching noise. In conventional 
techniques, mentioned in the previous section, a current from a current source 
is switched on and off using a transistor (or arrangement of transistors) as a 
switch [42,57,56]. During the switching transition a large voltage swing results in 
charge injection into the data-holding capacitor thus corrupting the data. 
The circuit techniques used here [104,31] overcome this problem. Instead of 
switching the current from the current source on and off, this circuit switches the 
actual current source on and off. This virtually eliminates charge injection. The 
details of this are shown in Figure 3-9. When is high, transistor Ml is on, while 
M2 is off. This enables the voltage established on the gate of M3 by current Jr/Tint 
to be transferred to the gate of transistor M4, thus discharging the capacitor with 
a constant current Jr/lint. When is low, transistor Ml is off, while M2 is on. 
The voltage on the gate of M4 is now Vss, switching the current source off. This 
virtually eliminates charge injection as shown in simulations and verified by chip 
results. The circuit shown in figure 3-9 was implemented, incorporating standard 
transistor inverters. The current sources were biased with a small gate-source 
voltage (Vgs ) in order to source a small current of 5nA; yet no switching noise was 
discernible on a lpF capacitor. 
3.5 Harmonic Distortion 
A very important parameter of a signal processing system is the Total Harmonic 
Distortion (THD). Because it offers a way to calculate the dynamic range within 
which the THD of the circuit is below a maximum acceptable level. In our voltage 
domain circuits the causes of harmonic distortion are mainly two [33]. These are 
delays to the output pulse and differences between the charging and discharging 
currents. 
The non-ideal effects of the input-offset voltage of a typical comparator would 
generate offsets at the output of the Palmo circuit. While propagation delays 
could result in Harmonic Distortion. 
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Figure 3-10: Harmonic Distortion due to comparator delays A) Comparator 
inverting stage B) cos(x) C) Minimum pulse effect f(x) D) Output distorted signal 
(signals reconstructed for clarity). 
Comparator delays are due to the parasitic capacitances CG and CL which 
need to be charged (or discharged) when the comparator changes stage (figure 3— 
10A). Because of our signed PWM signal representation and the use of a single 
sided ramp, these inevitable delays will introduce a AT, at the PWM output. 
If a double sided ramp was used, then this delay (AT, ) will be the difference 
between raise and fall times of the comparator. Therefore the ideal cosine output 
(figure 3-10B) with a magnitude /.T,1  will be distorted, because of the signal f(x) 
(figure 3-1C), resulting in the signal shown in figure 3-10D, which is given by 
the equation: 
y(t) = AT,, cos(wt) + f(t) 
	
(3.6) 
Where /T is the magnitude of the desired cosine output', and f(x) a step function 
given by the equation 
f(wt) - —/T { 	
, - <wt + 2 < , where ,c E Z 
 otherwise 
'Our systems are sampled-data ones, therefore the output is discrete, however for 
simplicity, we will consider them continuous during this THD analysis. 
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The Fourier cosine series of the output signal (3.6) (figure 3-10D) is equal to 
the sum of the Fourier series of the two signals shown in figures 3-10B and 3-1C 
namely AT, cos (wt) and f(t), because the signal is an even function of wt the 
resultant Fourier series is a Fourier cosine series thus 
Y{y(t)} = T{LT, 2 cos (wt)} + F{LTf(t)} == 
= AT,, cos(x) + (ao + a 1 cos(x) + 02 cos(2x) + ...) 
Where x = wt, 




dx + f( -1 ) dx) 7r 
=0 
And 
2 = - I f(x) cos(nx) dx = 7r JO 
= 
2 [/2 
Tcos(nx) dx + J (—T)cos(nx) dx] 
- 2LXT [sin(nx) - sin(nx) 
7n 
Jo, 	n=2k VkeiV 
= 	
(i)()/ 4•T n = 2k + 1 VkC-jV  
7r -n 
The Harmonic Distortion, due to the propagation delay of the comparator (HD), 
for AT,/AT,, <<1, is given by the equation: 
+ a + a +... - (b/3) 2  + ( 1/5) 5  + ( 1/7) 2 + 
HD - 	 (3.7) 
4 ATv 
Where AT,, is the magnitude of the signed PWM cosine input and LT is the size 
of the comparator delay. 
As shown in equation (3.3) capacitor or current mismatches generate K mis-
matches or offsets. However these mismatches do not generate distortion. On the 
other hand differences between the charging and discharging currents 4 and I in 
figure 3-11, will generate harmonic distortion; because of the different magnitudes 
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Figure 3-11: Harmonic distortion due to current differences. 
L1T and AIn at the output g(x) which is given by the equation: 
g(wt)
{ z~T cos(wt), -i wt + 2,cir < , where r, E Z 
= 	 (3.8) 
LTcos(wt), otherwise 
This effect will generate a second THD component given by the Fourier trans- 
formation of (3.8), resulting the following cosine series: 
= a0 + aicos(x) + a2cos(2x) + a3cos(3x) + 
where x = wt and the Fourier coefficients a 0 , a1 ,... are given by the equations: 
a0 = _[g(x)dx 
= (v f 2cos(x) dx + ATI Cos (x) dx) 
	








(x) dx + 	
f
mcos2  (x) dx) 
= AT/2 + LT/2 
2 
= 






- 	 [2cos(x) cos(nx) dx + 	[cos(x) cos(nx) dx) 
Also 
And 
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Because 
Icos(x) cos(nx) dx 
= Sifl ((77 + 1)x) + sin ((n - 1)x) n> 1 
2(n+1) 	2(n-1) 
an  is derived: 
2 [T sin ((n+1)x)I 	sin((n — 1)x)' 1 
2(n+1) lo 	 2(n-1) 	0 +  
ATn sin ((n+1)x)I + T• sin((n+1)x) 1 
	
2(n+1) 	 2(n+1) 
2 	 2J 
0, 	 n=2k+1 VkcjV  = 
(2k+1)(2k_1)ir(' - LT) (1)' 1 I 	 __ 	, ii = 2k Vk E .A1 
Therefore if 2 - I LT - 	 + LT) <<1 
1 ) 2 + 
HD 	• 
(1)2  + (1)2  + 	
(3.9)
3 	15 	35 
IT'-TpI 
Where ATp , AIn are the currents driven by the transistors Mn, Mp. For small 
values of HDj and HD22 the Total Harmonic Distortion of the Palmo circuit (THD) 
can be approximated by adding (3.7) and (3.9), thus THD = HD + 
For improved accuracy the THD can be calculated from the following equation: 
V
HD+HHD+ THD= 	 H + 
VPAC 
for /TV /AT /J, << 1 and 2 	- AT/(LT + AT ,, ) << 1 the THD can be 
approximated by the equation: 
"4 	
+ ((1)2 + (1'2\ (4 IT - Tl \2 
THD 	
1 )2+  (1)2) 
) 	 ki ) 	 ) 
(3.10) 
Which is in fact much smaller than the approximated one given by: 
THD = HD + HDjj  
The comparator delays L\TV are independent (to a first approximation) to the 
frequency of operation, however its size increases proportionally to the output 
(LT) at high sampling frequencies. Current matching on the other hand depends 
heavily to the size of the currents. Therefore at. different operating frequencies, 
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Figure 3-12: Total Harmonic Distortion. 
different integrating currents are used and HDjj will vary. Figure 3-12 shows plots 
of HD, HDjj and Total Harmonic Distortion (THD = HD2 + HDZZ ) calculated 
using equations 3.7 and 3.9 and measured parameters from a test chip. On initial 
inspection, a THD of 2% for the Palmo filter compares favourably with a figure 
of 2.5% for early switched-current circuits [57] but not so favourably with a 
figure of 0.4% [85] quoted for a more mature S--C FPAA cell. In our graph, 
distortion introduced by the comparator is dominant at high frequencies where the 
comparator delays become comparable to the sampling rate. Conversely, distortion 
due to current matching dominates at low frequencies due to the use of small and 
therefore less well matched integrating currents. 
3.6 Comparator 
It is evident that in order to operate the Palmo circuit at high frequencies 
we need to take special consideration of the comparator. In our second chip a 
clamped comparator (figure 3-13A) was used to reduce the delays and improve the 
matching between the rising and falling times [46]. This architecture reduces the 
voltage swing of the differential stage by keeping it clamped. Closer examination 
of the comparator shows that only the drains of the output transistors M5 and 
M6 have a large voltage swing. Therefore the propagation delay of the differential 
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Figure 3-13: A) Clamped Comparator, B) Clamped Comparator with positive 
feedback to increase the gain. 
stage is considerably reduced. Unfortunately there is the trade-off of reduced gain 
in comparison to a standard comparator [46, p.  511]. In fact the gain of the 
differential stage is almost equal to the ratio of the transconductances gm1/9m2. 
In order to overcome the low gain problem of the clamped comparator, small 
positive feedback can be used [46, p.  512], given by transistors M10 and M11 in 
figure 3-13B). This increases the gain without having significant impact on the 
propagation delay. The amount of positive feedback should be less than unity, 
otherwise the circuit will stop acting like a linear stage. In order for the circuit to 
operate, some overall negative feedback is needed, which is provided by the source 
connections of transistors M1 and M2 . 
Furthermore the differential stage of a clamped comparator is a very symmet-
rical circuit. Therefore if the difference between the channel mobility of n-mos 
and p-mos channels (p,, and ) is taken into consideration, and assuming good 
matching of transistors fYI 9 and *16, the raising and falling delays should be better 
matched, compared to a standard comparator implementation. 
3.6.1 Clamped Comparator Gain 
As it was mentioned above the clamped comparator seems ideal for the imple- 
mentation of our Palmo chips, because it is fast and the rise and fall delays are 
matched. Nevertheless the knowledge of the comparator gain (A u ) is needed for 
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Figure 3-14: Clamped Comparator small signal analysis. 
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the design of such a comparator. This gain is going to be calculated in this section. 
The overall gain is the product of the gain of the differential stage and the output 
stage. 
The differential stage small signal equivalent circuit of the clamped comparator 
shown in figure 3--13B is demonstrated in figure 3-14A (assuming that the bulk 
effect is zero). In this circuit Vdd, V 57 and V are constant, therefore these voltages 
are considered to be an AC ground and the effect of the transistor M7 is zeroed. 
The input voltage V - V is a symmetrical AC input with a DC offset. Therefore 
the AC input can be expressed by two symmetrical inputs +v j 12 where vi,-, = 
vp - v. The AC output is: 11do = Vdl - Vd2, while v9 = Vgs3 = Vds3 and 
lg11 = gs4 = Vds4 as shown in figure 3-14B. The final figure 3-14C can easily 
be derived by taking into account fact that transistors the M3 , 4 , 10 , 11 are PMOS 
therefore Vgs3 == — 1sg3 = 'd1, Vgs4 = Vsg4 = — Vd2 and that the lower input 
voltage source needs to be inverted. 
By applying Kirchoff 's Current Law (KCL) to the upper node of the circuit 
shown in figure 3-14C, assuming the transistor pairs M1 —M2 , M3—M 4 , M10—M 11 
are the same we obtain 
(9d81 + 9d,10 + 9 3 + ds3) Vdl = 	
Vin 
—gmlovd2 - 9mi 	 (3.11) 
By applying KCL to the lower node of the circuit shown in figure 3-14C, we get 
(gdsl + YdslO + 93 + g) 'ud2 = —gm 	
Vin 
1ov1 + mi 	 (3.12) 
Subtracting (3.12) from (3.11) we obtain 
(9dsl + 9ds10 + 9.3 + ds3) ('d1 - 'ud2) = 9mlo(1/dl - 11d2) - gmi vin 4 
A VdI - 'ud2 	 mi 
J-iv— 	-- 
Vin 	 gd8l + 9d31O  + 9m3 + gds3 - rnio 
Because for a typical transistor gm  >> 1ds the gain of the differential stage of a 
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Figure 3-15: Output stage gain calculation. 
Closer examination of the output stage (figure 3-15A) shows that the output 
of the differential stage ( — vd/2) is mirrored through the transistors M8 and M9 
to M6 if the transistor transconductance ratio 08//39  is a, the small signal input 
to transistor M6 is —a vd12 Therefore the small signal circuit of figure 3-15B is 
derived and after the inversion of the lower input voltage we get the final figure 3-
15C. The output gain can be easily calculated by the following equation: 
Av0t = 1 
gm5+agm 6 
--. 	 (3.14) 
2 gds5 + gds6 
It is noted that if a = 1 the above equation equals to the gain of a standard 
push-pull CMOS inverter. 
The overall gain of the comparator is 
Av 	
1 	9rni 	95 + a m6 
2 9m3 
= Avd . Av. . , 	
- inio 	gds5 + 9d86 
3.7 Current Matching 
The inaccuracy between the charging and discharging currents (I and I) at the 
Palmo cell is the second source of harmonic distortion. Therefore the accuracy of 
the two current sources is critical for the operation of the circuit in small frequen- 
cies. This is limited by mismatch of the sourcing transistors [107,105,112]. To 
improve the accuracy and signify the design guidelines of these current sources, 
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we will briefly introduce the factors which influence the parameters of a tran-
sistor [107,113,69]. 
The variance of a parameter P between two rectangular devices (ex. the tran-
sistors of a current mirror) is given by modelling the long and short correlation 




or  - 	
r L)pLJp 
WL 
where Ap is the area proportionally constant for parameter P2 and Sp describes 
the variation of the parameter P with the distance D. Both Ap and Sp are 
process dependent constants. Dp is a highly non-linear function of device distance 
(D), device orientation, device context, wafer centre distance and other layout 
specific quantities; for simplicity we can assume that Dp = D [8, Appendix C]. 
This shows that the sources of mismatch can be modelled in two categories: local 
area proportional variations and variations which are proportional to the device 
distance (D). The physical layout of the matched devices strongly influences the 
parameter variations. The varying factors can be categorised into the following 
groups 
• Local process variations These are due to random variations on all the 
parameters which are local and inevitable in every process [110,107]. These 
are modelled by Sp. It is possible to minimise the effect these variations 
have at the output, by increasing the product W . L. 
• Process gradients These are systematic variations which can be of a sig-
nificant value and are mainly proportional to device distance (D) [108][8, 
Appendix C]. For example oxide thickness and capacitor values can vary 
uniformly over the same wafer or device size varies from the centre to the 
edges of the same wafer. Centroid layout can be used to minimise these ef- 
2The variations W and L originate from edge roughness. These are one-dimensional 
variants, therefore it would be reasonable to assume that cr oc 11W and 4,, cx i/L [8, 
Appendix C][107]. 
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fects, where devices are placed in such a way so that the centroids (centre of 
mass) of the distributed devices are common [106,108,114][8, Appendix C]. 
• Device orientation These are process gradients that vary in different dir-
ections. It is important that matching devices are placed symmetrically with 
respect to gradients in order to minimise the effects of the orientation [106] [8, 
Appendix C]. In practice the device gradients are unknown therefore sym-
metry over the horizontal or vertical axis and all known heat sources will 
minimise the effects of space and temperature process gradients. 
• Boundary effects Which is due to inaccuracies on the boundary of the 
device. Ensuring that the boundary conditions on the matched devices are 
identical and splitting the devices to unit sized ones minimises the influence 
of these variations [106][8, Appendix C]. 
all these factors should be taken into account to ensure the matching of the 
two current sources (I,, and I) in order to minimise the harmonic distortion 
components due to current mismatches. 
3.8 Filter Implementation 
IBuff  Kj  
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Rin = RL =
CI = 122 iF 
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Figure 3-16: Filter implementation 
using differential integrators (a) of a 
RLC low-pass filter (b). 
Figure 3-17: Frequency response 
of the z-domain transfer function and 
Palmo Filter. 
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As an example we will demonstrate the Palmo implementation of a fourth order 
Butterworth low-pass filter with a cut-off frequency of 1kHz, following the filter 
design algorithm presented in the previous chapter (section 2.2.3) [29]. 
From the tables which are available in the bibliography we obtain the fourth 
order Butterworth normalised Low-pass LC ladder parameters, which are scaled 
to the required cut off frequency by the use of (2.4), where 
FSF= 
lrad/sec _ - 1 
_ 
27rfrad/sec - 62.8k 
and Z = 1. This yields the LC circuit of figure 3-16b. The lowpass filter can be 
implemented by the use of Palmo Miller integrators (equation 2.6), the topology 
of the filter is shown in figure 3-16a. The scaling factors Ki can be calculated by 
the use of the equation K,' = where X stands for Li or C2 in the LC filter and 
T = 100pS is the sampling frequency. This yields: 
K1 = K4 = 0.821 
K2 =K3 = 0.34 
The appropriate digital logic to generate the signals e+ and 	for the Miller 
implementation are given by the following equations 
- =STThM+.P•M 
where S is the sign clock, P is the plus input and M is the minus input. 
The frequency responses of the z domain transfer function, H(z), and the res-
ultant Palmo Filter Implementation were calculated. These are shown in Figure 3-
17. The results from the HSPICE simulation of the Palmo Filter Implementation 
are very close to the theoretical z domain response. 
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3.9 Conclusions 
In this chapter we presented the principals of our Palmo mixed-signal approach. 
The signalling mechanism and the integrator implementation were clarified. Fur-
thermore the limitations of the Palmo circuits, because of harmonic distortion 
and comparator delays, were analysed and some solutions were proposed. Finally 
we demonstrated an implementation example of a fourth order low-pass filter to 
explain the applicability of the Palmo approach. 
In the following part of this thesis we will refer to some VLSI Palmo imple-







This chapter describes a chip, PALM0-I, designed to confirm the idea that pulse-
based systems can be used in signal processing, and especially in filtering, in other 
words to demonstrate the validity of the Palmo approach. 
4.2 PALM0-I Specifications 
Our PALM0-I chip has the following features: 
Three elementary analogue cells. 
Analogue to signed-PWM conversion cell. 
Digital I/O routed directly to the environment. 
A supply voltage of 5V. 
4.2.1 Elementary analogue cells 
To demonstrate the principles of Palino signal processing, we included three differ- 
ent type of cells on the first test chip. This chip enabled testing of elementary filter 
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structures [29,30,32] while more chips could be easily cascaded in order to generate 
high-order filters. The block diagram of PALM0-I can be seen in figure 4-1. 
The upper cell (A) is a two-input one. The two input structures are driven by 
- and e+2 - -2, while the integration is done on the integrating capacitor. 
This cell can be used for the implementation of a first tap in a low-pass filter. The 
alternative is to multiplex the two inputs in time, which reduces the maximum 
frequency of operation by a factor of two. 
Cell (B) is a typical, general-use one-input ( + -) cell. In the chip there are 
two test structures like this. The first uses large-magnitude current sources and 
the other minimum-magnitude current sources. Unfortunately, testing demon-
strated that differences in the input charging currents are responsible not only for 
the alteration of the scaling factor, but also for harmonic distortion and should 
therefore be avoided. Because the latter cell has minimum sized devices it is li-
able to random process errors; thus this cell causes more harmonic distortion at 
the lower frequencies (where current errors become dominant (3-12), because of 
current inaccuracies [33]). 
4.2.2 Analogue to signed-PWM conversion 
It was anticipated that the generation of signed PWM signals, needed by the 
Palmo cells, would be a very difficult task. Therefore a typical cell was modified in 
order to implement an analogue-to-signed-PWM converter (figure 4-1C). Instead 
of using an integrator-circuit input to the comparator's positive terminal, the 
terminal was connected directly to the input during the design process. PWM 
signals are generated at the output, when appropriate ramp signals are applied. 
This cell proved extremely useful for testing the technique, because it offers an 
easily accessible node which can be driven by an external analogue input. 
Analogue Input 
(Typically from S&H) 
Rup *  
Rdown* 
Reset *  














-- One-input cell 
- - - - - 	 Iramp 
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Figure 4-1: Block diagram of PALM0-I cells (signals noted with a are global). 
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4.2.3 Routing 
All the analogue bias and digital control signals were routed directly to the output. 
This was achieved in a 40 pin package, because of the small number of cells. In that 
way the complexity of the circuit was minimised, while there was no significant 
increase in the manufacturing cost. 
4.2.4 Supply voltage 
The process used in our implementation offered the possibility of using two power 
supplies: an analogue one at (maximum) 14V and a digital at (maximum) 7V. 
We used separated supplies for the analogue and the digital cells. However be-
cause of the risk of snap-back break-down [115,116] in some of our minimum-sized 
transistors, and because of the interfacing complexity, we decided to use only 5V 
analogue and digital supplies. 
4.3 Circuits used in the PALMO-I Chip 
This section presents the circuits needed to implement the Palmo cells used in the 
first chip namely: 
Charging and discharging current sources 
Comparator 
Capacitor array 
Input current mirrors 
4.3.1 Charging and discharging circuits 
As was mentioned in section 3.4.3, current source design is critical for the re-
duction of clock-feedthrough noise. The circuit used for the implementation of 







Figure 4-2: Switched current sources. 
these sources uses the switching arrangement mentioned in the previous chapter 
(figure 4-2). The signals and for both the ramp generation and the integra-
tion are routed directly to input pads; there is a pad for each integration signal, 
while there are two global pads for the ramp control signals ( and ). External 
digital logic can be used to control these signals in order to implement a Miller 
integrator for filter design. The inverters shown in figure 4-2 are standard, two-
transistor, CMOS inverters. The reset switch shown in the same figure is used to 
reset C 7- to the voltage l7ref. 
Two versions of current sources were laid out one with minimum-width tran-
sistors and a scaled version with 5 times larger devices. This was done in order to 
demonstrate the significance of the size variations in the circuit. It was because 
of these small devices that we identified the second source of harmonic distortion 
in our circuits [8, Appendix CJ[106,110,33]. 
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Figure 4-3: Comparator schematic diagram, all the NMOS bulks are connected 
to ground. 
4.4 Comparator 
Because of time constrains, the comparator used in PALM0-I, and shown in 
figure 4-3, was an existing cell designed originally for the implementation of a 
neural network. The cell is inadequate for inclusion in a Palmo device: it is very 
slow and, due to the fact that all the NMOS devices have their bulk terminals 
tied to ground, including those of the differential pair, it has limited Common 
Mode Rejection Ratio (CMRR). In fact the comparator implementation posed the 
greatest obstacle to successful operation of our first chip. 
4.4.1 Capacitor array 
For the implementation of the integrating capacitors, linear, double-poly-silicon 
capacitors were used. The capacitor ratio was fixed at the design time and it was 
Cint - 1 
Cramp 4 
The value of the capacitor C i,, t was calculated to be 0.75pF but process variations 
mean this may vary by 10%. 
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At first the fixed capacitor ratio did not seem a disadvantage of our circuit. 
However, for the implementation of elementary low-pass filters, the capacitor ratio 
posed a significant limitation to filter design, because it became evident that the 
capacitor ratio which would have been preferred is the inverted Cint/Cramp = 
4. The minimum time constant of the Palmo circuits expressed in terms of the 
integrating capacitance and the minimum source current, enabled the operation 
of the circuit with a minimum sampling frequency of about 1kHz. 
4.4.2 Input Current Mirrors 
The currents needed to charge the integrating capacitors and generate the ramp 
are all provided by external current sources. The input currents are generated 
externally; on the chip these external currents are then divided by 100, to reach 
more appropriate values (/-LA). This is done by the use of two input current mirrors 
with a ratio of 1/10. 
4.5 Testing The Chip 
This section describes the basic characterisation tests on the first Palmo chip. In 
addition it discusses the initial comparator problems, which were overcome by 
the use of minimum pulse generation. As was previously mentioned, some digital 
functionality is needed for the operation of our chip. Our early testing structures 
based on standard digital-logic chips were later improved considerably, with the 
use of a reconfigurable FPGA. 
4.5.1 Initial Testing 
The Palmo chip was fabricated using a EuRocHIP 2.4,um double-poly-silicon pro-
cess. A photomicrograph of the chip is shown in figure 4-4. After fabrication a 
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Figure 4-4: Palmo Chip Photograph. 
• Power-up To test for hard short.circuits. 
• Comparator test The comparators were biased and the ramp was reset con-
tinuously. By varying the voltages at the analogue input and the voltage 
reference (%4-ef) pin, the comparator of the fourth cell (PWM converter) 
changed state, thus indicating operation to a first approximation. 
. PWM Conversion The circuit to test the PWM conversion was set up to 
generate the first Palmo signals. 
4.5.2 Signed PWM Conversion 
The circuit shown in figure 4-1C was used for the implementation of analogue-to-
signed PWM conversion. The Analogue Input voltage was varied from an external 
voltage source in order to generate signed pulses. A sample frequency of 10kHz 
was used and the width of the resultant pulses was measured by the use of a 
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digital storage scope; the sign of the pulses was defined by the level of the sign 
clock. Figure 4-5 shows the size of the resultant pulses for different voltage inputs 
and ramp generating currents. 
In this plot (figure 4-5) it is easy to identify a noticeable offset around zero. 
This is true both for the positive and the negative signals. The offset is due to 
comparator delays. As was mentioned in section 3.3, a single-slope ramp was used 
in the voltage-domain Palmo implementations. Therefore any delays generated 
offsets which were proportional to the frequency of operation. A fast sampling 
rate would mean that smaller time intervals would be allocated for the PWM 
representation of the signal. The delays however are not proportional to the fre-
quency of operation (at least to a first approximation). Therefore the smaller the 
time interval the greatest the significance of the delays at the output. As can be 
seen in figure 4-5, the delay of the comparator varies with the ramp-generating 
current: the smaller the current the longer it takes for the comparator to respond 
to a voltage difference. The delay was measured to be 10ps for the rising edge 
and 11is for the falling edge at a current of Ir = 500nA. 
At first it was believed that the problem was due to comparator biasing. The 
comparator needs to be biased with a voltage Vbj as to supply a 8pA current at the 
drain of the transistor It/I7 (figure 4-3). This biasing voltage however is generated 
from a current mirror biased from an external current supply. All the input cur-
rents are divided by a factor of 100 to accommodate the need for driving large 
currents across chips. Those input current mirrors were designed to provide more 
that 50jA at 1/ = 1OV. However in the chip we were limited to a 5V supply due 
to the fact that some of our transistors would break down due to the snap-back 
effect [115,116]. Therefore the maximum input current that could be achieved was 
also limited to 2jiA. To correct this problem we used the microfabrication facility, 
available at the University of Edinburgh (MIAc) , to shortcircuit the current mir-
ror and directly connect the transistors M7 and M6 to a pad. This pad was then 
biased by a voltage source to the appropriate voltage needed to source 8jA at the 
output of transistor M7 . 
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showed a significant improvement. The delays were 3,is for the rising edge and 
4is for the falling edge with a current of I,. = 500nA. Nevertheless the delay of 
almost 5s would generate an error of 10% for a signal sampled at 50kHz. This 
is indeed an intolerable error for most signal processing tasks. The error is due 
to two factors. The first is the delay of the comparator (about 500ns, 700nS for 
the rising and falling edges respectively, when the comparator is correctly biased). 
The second is the time needed for the ramp-generating current to charge C to 
a voltage of a few millivolts needed for the comparator to change state. After 
the MIAc improvement of the bias arrangement, the effect of the comparator's 
inherent delays was reduced, making the overall delay more commensurate with 
the size of the ramp generating currents. 
Vdd 
Figure 4-7: Minimum Pulse Generator. 
The solution to this problem was found to be the generation of a minimum 
pulse which was used by the digital logic to cancel the effect of this offset at the 
output. A unity gain amplifier (figure 4-7) was used to buffer the voltage Vrj to 
±50mV, depending on the sign clock. The output of the PWM generating cell, 
having this voltage as an input, is the minimum pulse which is used by the digital 
logic to cancel the offset. The 50mV is the minimum voltage difference needed for 
the differential stage of the comparator to change state. 
Results showing the Palmo signed PWM conversion of an input voltage range 
are shown at figure 4-6. These results use the minimum pulse generation for 
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the cancellation of the offsets at the output. The voltage to PWM linearity is 
significantly improved because of the faster comparator response and the minimum 
pulse generation. The size of the ramp-generating currents alter the linearity of 
the voltage to PWM circuit; however the effect is negligible in most cases apart 
from the very small ramp generating current of lOOnA. 
4.6 Further Testing 
After addressing the initial offset problems, further testing of the PALM0-I chip 
was performed, in order to demonstrate the use of pulse-based circuits in signal 
processing [30,11]. This involved testing the integrator and some elementary low-
pass filter structures. 
4.6.1 Integrator 
The Palmo cell is an integrator implementation which can be used in the con-
struction of active ladder filters. Therefore the operation of the integrator must 
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Figure 4-8: Integrating a signed input: the pulsed based approach. 
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The operation of the Palmo integrator is illustrated by the oscilloscope traces 
of Figure 4-8. The top trace is the input sine wave, reconstructed from the signed-
PWM signal shown in the second trace and generated using the analogue-to-signed 
PWM circuit described in section 4.5.2. It is possible to identify the zero crossing 
at this trace, from the phase shift which occurs at the PWMin pulse stream. This 
is due to the sign clock which is used in our sign-magnitude representation. 
Integrator Linearity 
In order to demonstrate the operation of the integrator, the PWM representation 
of the sine wave was applied to the plus signal of the cell shown in Figure 3-7 
and was integrated in time, while the minus input was zero. External digital 
logic generated the and inputs to the Palmo-I chip of figure 4-113. The third 
trace in Figure 4-8 is the 	signal, containing every second positive pulse from 
the integrator input (second trace). For simplicity, the 	has not been shown. 
The e+ and signals were integrated in time, resulting in the PWM-coded output 
signal shown in the fourth trace of Figure 4-8. The final trace is the output sine 
wave, reconstructed from the signed PWM output of the integrator. 
These results indicate that all the individual components of the first Palmo 
filter chip are functional. However, some further testing of the integrator was 
performed. The graph of figure 4-9 shows the linearity of the Palmo integrator 
for various K factors. In our test chip, the capacitors are fixed, while the current 
sources are driven externally; therefore the output of the integrator is dependent 
upon 'int,  since 'r  is constant. The results displayed in figure 4-9 were taken by 
applying a number of constant pulses to the Palmo integrator and measuring 
the output. The output pulses (out in Figure 3-7) were sampled using a digital 
storage oscilloscope, the pulse width measurement giving the magnitude of the 
pulse, while the sign of the measurement was defined by the state of the sign 
clock. 
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Figure 4-10: VLSI results from First Palmo Chip : 1st, 2nd and 3rd order filters 
at cut-off frequencies of 1kHz and 2kHz. 
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gain-control functionality. The final step in our testing was to demonstrate the 
use of the Palmo cells in real filter implementations. 
4.6.2 Low-pass Filter Implementations 
A photograph of the first Palmo device is shown in Figure 4-4. This device has 
been used to implement the analogue functions of a first, second and third order 
Butterworth filter (figure 4-10). The signal interconnection between basic Palmo 
cells as well as other digital functions are performed by a digital FPGA. The 
results from the VLSI device for cut-off frequencies of 1kHz and 2kHz are compared 
with the theoretical ideal. The attenuation in the stop band is 40-50dB in these 
examples. This response is limited by the comparator design, the external current 
sources which offer bad current matching and the lack of programmable capacitor 
ratios [31]. 
The results demonstrate the programmability of the Palmo circuits, since it 
is possible to alter both the shape and the cut-off frequency of the response [31, 
30], by simply altering the FPGA configuration. In contrast to conventional tech-
niques, where changing the order of a filter is a complicated task. The Palrno filter 
implementations match the theoretical ideal very well up to the 50dB, which is 
the signal to noise ratio limit for the Palmo-I chip. 
4.7 Mixed-Signal Systems 
While measuring the first chip, it was realised that pulsed-based systems offer an 
alternative way of implementing signal processing algorithms. This technique is 
uniquely suited to Palmo implementations, offering an alternative to most DSP 
based solutions, which cannot be matched by any conventional sampled-data ana-
logue system. In this .section we will present the technique, and demonstrate the 
validity of the approach by the use of a FIR example [11,32]. 
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4.7.1 The technique 
Digital signal-processing algorithms usually contain an array of delays (z'); the 
outputs of those memory cells are multiplied by different scaling factors and the 
products are added together, to form an intermediate output. In other words: 
= a2 
where y is the output, x, a2 i = 0, 1,. . . n are the inputs and the scaling factors 
respectively. 
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Figure 4-11: Mixed-signal technique. 
DSP algorithms suffer in implementing such algorithms, because many cycles 
of calculations are needed in order to generate this intermediate output. However, 
since the Palmo technique encodes analogue quantities in time, performing arith-
metic functions on pulsed signals in the digital domain is straightforward. In our 
mixed signal multiplexer we use digital functions to perform binary operations on 
the Palmo signals which simplifies the complexity of a DSP implementation. 
PALMO-I test-chip 
In our Palino mixed-signal implementation, the analogue cells perform the 
function of a short-term analogue memory. The Palmo outputs Outs gate the 
coefficients a, and the sum of those outputs is integrated in time. The waveform 
diagram in figure 4-11 demonstrates the operation of this circuit for two pulsed 
inputs Out 1 and Out2 . The coefficients associated with these inputs are a 0 = 3 
and a 1 = 5. At each integrating clock epoch, the sum of the coefficients of active 
inputs is added to the previous accumulated value. Thus the epochs 3+5=8 is 
added for the first two epochs, while for the third epoch 5 is added. The overall 
output appears at the end of the sample period (in this example the output would 
have the value 21). 
In many algorithms there is a need for some feedback between this digital 
output and the analogue memory cells. This can be easily achieved by the use of 
a counter which will regenerate the pulsed signal. 
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Figure 4-12: Palmo mixed-signal 24 tap FIR filter implementation results. 
A 24 tap FIR filter was implemented to demonstrate the use of such a mixed-
signal approach (figure 4-12). A digital FPGA was used for the mixed-signal 
algorithm while some analogue memory cells performed the function of the delays. 
The FIR filter implementation is straightforward since it can be done by the circuit 
mentioned previously (figure 4-11). The output of this circuit is an FIR filter. It 
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is noted that the output is in a digital format therefore filtering and A/D was done 
by the same Palmo technique. The results show excellent match to the theoretical 
characteristic. 
4.7.3 PALMO-I Conclusions 
In this section our first Palmo chip was presented. Results from silicon demon-
strated the use of pulse-based systems in signal processing and specifically in fil-
tering. Finally a technique for a mixed-signal approach to DSP specific algorithms 
was highlighted. 
Table 4-1. Summary of the Palmo-I characteristics 
Chip Name PALM0-I 
Number of cells 4 
Implementation Voltage-domain Palmo circuit 
Sampling Frequency 1kHz to 50kHz 
Power consumption 0.7mW percell, at 50kHz 
Programmability By the use of an external FPGA and 
potentiometers 
Dynamic range 50dB 
THD 0.8% at 10kHz sampling frequency 
Q factor UNDEFINED (depends on the poten- 
tiometer resolution) 
Comparator delays 3us rise 4ts fall 
Delay cancellation minimum pulse 
In general the first chip had many constraints posed mainly by the badly 
designed comparator used in the implementation, in conjunction with the use of a 
single-sided ramp. Nevertheless these constraints were addressed and the overall 
performance of the circuits was significantly improved by the use of the minimum 
PALMO-I test-chip 
pulse cancellation. However the maximum sampling frequency for the first chip 
can not exceed 50kHz because at this frequency the minimum pulse uses a very 
large proportion of the time slot used to represent the magnitude of the signal; 
thus the accuracy of the pulsed coded signal is reduced. Therefore it was realised 
that improving the comparator response is essential for future implementations. 
Chapter 5 
Palmo FPAA and prototyping 
board 
5.1 Introduction 
A second chip was designed to facilitate the generation of practical Palmo imple-
mentations [33,32]. This chip has got an array of 8 analogue cells and its internal 
SRAM can be reconfigured in order to implement different signal-processing tasks. 
In this chapter the chip architecture, a prototyping board and some results from 
practical implementations are presented. 
5.2 Chip Architecture 
Our second chip (figure 5-1) includes a bigger array of analogue Palmo cells. 
In that way it is possible to implement high order filters and other complex signal 
processing tasks, more efficiently than with our first chip. The second chip has 
the following features: 
Eight elementary reconfigurable Palmo cells. 
Internal analogue interconnect. 
Digital logic: SRAM for storing the configuration and cells for accessing the 
internal registers. 
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Improved Comparator architecture with positive feedback. 
An operational amplifier (OPAMP) to buffer the integrated voltage or the 
ramp to the output. 
A supply voltage of 12V. 
5.2.1 Analogue Palmo cells 
Eight identical analogue cells are included in our FPAA chip. Every cell has got a 
reconfigurable array of 9 elementary capacitors of about 500nF each, which can be 
used to form the integrating and ramp capacitors Cint  and Cr respectively. Each 
cell includes a six bit current DAC to charge either Cint,  or Cr ; for slow operation 
the current DAC can be multiplexed in time, for fast operation two cells must 
be used one to integrate and one to generate the ramp. Dedicated SRAM stores 
the capacitor and DAC configuration for every cell [33,11,32]. Every cell has got 
three digital control lines and an output directed to different pads (some inputs are 
multiplexed with the digital input bus). Those signals are driven by an external 
FPGA forming a mixed-signal entity. 
5.2.2 Internal analogue interconnect 
There are transmission gates connecting the integrating and ramp nodes between 
different cells, in order to cascade them and enable the implementation of more 
complicated functions. The configuration SRAM of the switches shown in figure 5-
1 is controlled by two global interconnect bytes. There are also some extra CMOS 
switches connecting the OPAMP and the analogue input pad to different cells. 
5.2.3 Digital logic 
Digital logic cells are used for implementing the internal configuration SRAM and 
addressing the cells. 
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5.2.4 Comparator Architecture 
In this chip an advanced clamped comparator is used. This device is designed 
with respect to minimising the comparator delays. Furthermore this comparator 
has got two extra control lines for adding some positive feedback which helps the 
circuit to respond faster. 
5.2.5 Output Buffer 
A standard library OPAMP cell is used to buffer the integrated voltage or the 
ramp of cell number 3 to the output. This enables the generation of an analogue 
signal from the signed PWM representation (DAC). 
5.2.6 Supply Voltage 
A 12V supply voltage is used in this chip. Therefore the dynamic range of the 
circuit is improved. However all the digital I/O is done on a 5V level to facilitate 
the interface of the FPAA to standard digital circuits, like the FPGA we use to 
pulse the FPAA. 
5.3 Palmo FPAA Circuit Details 
The following cell implementations, which were used in the design of the Pairno 
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Figure 5-2: Typical cell circuit diagram. 
The circuit diagram of a typical cell is shown in figure 5-2 [32,11]. Every 
cell has got three external inputs: Pulse3 , Up/Down3 , and It/Ramp, where 
j = 0, 1, . . .7 represents the cell number of figure 5-1. 
The Pulse3 signal controls the DAC current. It is inverted in order to minimise 
the propagation delays of the input pad structure. In practice the DAC current 
is not switched on and off, as it is shown in figure 5-2; an arrangement similar to 
the one mentioned in figure 3-9 is used to minimise the charge-injection noise. All 
the other switches of the diagram in figure 5-2 are CMOS transmission gates. 
The signal It/Ramp selects between the integrating and ramp SRAMs to 
control the current DAC output, as it is shown in the current DAC switch ar -
rangement (B z 1r4 ) of figure 5-2. Furthermore it controls the switch SW 3 which 
directs the DAC current to either the integrating or the ramp capacitors. 
The signal Up/Down3 is responsible for changing the direction of the cur- 
rent DAC. This is done by adding the current mirror to the Palmo circuit (when 
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Up/Down3 is high). This current mirror was designed with regard to better match-
ing, therefore big transistors were used with a centroid layout arrangement. 
The capacitor array is connected through the switches Brnj which are con-
trolled by the capacitor SRAM. Care should be taken by the user not to short-
circuit the integrating to the ramp capacitors. 
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Figure 5-3: Palmo FPAA comparator schematic. 
The comparator used in out implementation is shown in figure 5-3. It is a 
clamped comparator [46], the differential input transistors M1 and M2 are PMOS 
transistors in order to use the N-well provided in our process and therefore increase 
the CMRR. The transistors M12 and M13 are used to add some positive feedback 
to our system. The biasing voltages and force some current to be sinked 
or sourced by M12 and M13 respectively, this cancels any comparator delays due 
to internal mismatches of the comparator design. The generation of these voltages 
Mi, and V1) is done externally while a negative-feedback loop can be used to 
ensure proper offset cancellation. 
The design of the comparator is the task of specifying the width (W) and 
length (L) of all the transistors shown in figure 5-3. The specifications we would 
like our comparator to meet are: 
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• 	= 2000 
. CMR=6-8V 
• VDD = 12V, Vss = 0V 
• Propagation delay less than 30ns. 
• Output voltage swing within 2V 
Comparator Design Procedure 
The calculations we performed to define the transistor sizes for our comparator 
are shown in the following paragraphs Setting the output current to meet slew 
rate requirements, by calculating the current based on the following equation 
1= 10C 
dV 	 12 
=100.8p -- =333iA 
dt 30n 
Adjusting M5 and M5 so that VDSj(3at)  <2V 
C505 - 	 L) 5 2V>VDS —==(--- >2.8947 
Similarly for M6 






may now be calculated by using equation (3.14) 
Avout
1 g5 + 9m6 = 	 = 11.06 
2 9ds5 + ds6 
The gain of the differential stage must be about 180 in order to meet the overall 
66dB gain requirement. This gain is given by equation (3.13); the individual gains 
of transistors M1 , M3 and M10 depend on W/L of each transistor. There are many 
possible solutions, but only a few which are practical. There is no formal way to 
find a practical solution. Therefore heuristic methods, based on an understanding 
of the constrains, were applied to give the appropriate solutions. Care was taken to 
maintain some overall negative feedback, by ensuring a difference of 8m between 
1k13 ,4 and It410,11. 
Palmo FPAA and prototyping board 
	
95 
With the device size of M1 and M2 calculated ((W/L) 1 ,2 = 15), the minimum 
size of M7 can be adjusted to meet the desired CMRR requirements. 
	
V17VG1( mim) = VDD -- IVT1 (max )I 	VDS7 = 2.48V 
Therefore 
/2.17 	W7 
VDs7=iI 	==-------= 1.56 
V/ 37 L 7 
The transistor width and length ratios of our comparator are given in table 5-1. 
Transistor width over length Size (W/L) 
4(W/L) 8 = (W/L) 5 = 2.89 58/6j.t 
4(W/L) 9 = (W/L) 6 = 9.7 17/6 
(W/L) 3 = (W/L) 4 = 0.28 6i/22i 
(W/L) i = (W/L) 2 = 15 90p/6p 
(W/L) 10 = (W/L) ii = 0.20 6t/30t 
(W/L) 7 = 1.56 
Table 5-1. Clamped Comparator Implementation Parameters 
5.3.3 Precharge and Evaluate Address Decoder. 
The address decoder is a Precharge and 
evaluate circuit [46, pp.815-8211. Such cir-
cuits make use of the transistor parasitic 
capacitances to reduce the amount of tran-
sistors required by CMOS equivalent imple-
mentations. In our decoder when the En-
able signal is low, the transistor M0 is off 
and all the PMOS transistors are on, there-
fore the outputs (Outo ... Out 7 ) will all be 
high. When enable turns high the tran-








Enable I M0 
Figure 5-4: Address Decoder 
the output high for about 2ms, apart from one line which will have all four NMOS 
transistors switched on, driving the output low. This selectivity is obtained by 
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carefully connecting the gates of the NMOS transistor array to the address lines 
(ao , a1 and a2 ) or their complements. 
5.3.4 SRAM implementations 
Vdd 
HM4 
L f 	Output I 
M5 	
M1 	 rM3 




LM, Output  
Figure 5-5: SRAM implementations: A) Standard quasi-static cell, B) Dynamic 
SRAM cell. 
Two different categories of SRAM cells were used to store the configuration 
data of the PALMO FPAA. The first implementation 5-5A is a standard double 
inverter quasi-SRAM cell. The two inverters (M1 ,2 and M3 ,4 ) store the input 
value from the BUS when Select is high. The transistor M6 is used to cut the 
feedback from the second inverter -since there was space available for an extra 
PMOS transistor in the cell layout-, otherwise the drive circuit for the BUS would 
have to sink (source) the extra current sourced (sinked) by the transistor M4 (M3 ) 
during the transient period, when select is high. 
The other SRAM cell (figure 5-513) is a pseudostatic-dynamic cell. If the BUS 
line is high and the input transistor M3 is on (select high), then the voltage on the 
parasitic capacitor will switch the output of the inverter (M1 , M2 ) to low, even 
though the voltage on the parasitic capacitor is less than Vdd. This will result in 
turning M4 fully on and thus the voltage on the capacitor will eventually become 
Vdd. Then switching 11/13 off will not affect the output. When the BUS line is low, 
switching M3 on will result in driving the output to Vdd,  provided that the BUS 
is able to drive the extra current sourced by M4 . If the voltage on the BUS line 
is maintained low for most of the time and we ensure that the leakage current of 
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transistor M3 is bigger than the leakage current of transistor M4 (by making M3 
wider than M4 ), the voltage on the parasitic capacitor will remain low, driving the 
output high, even though M3 will be switched off. 
This cell actually operates as a SRAM cell even though it dynamically stores 
charge on the parasitic capacitor. It uses four transistors and it has almost half 
the size of the six transistor quasi-cell (figure 5-513), because of routing constrains. 
This dynamic-SRAM cell is used for a software reset at the Palmo FPAA. This 
was done to test the cell, since it can provide constantly OV (no reset) while there 
might be a problem with the duration of the 5V output. This will not affect 
functionality of the circuit since it will be long enough for resetting the analogue 
cells. 
5.3.5 Level shifter 
As it was mentioned earlier the Palmo 
FPAA is designed to operate at 12V, 
with all the digital I/O done at a stand-
ard 5V level. To scale down the out-
put from 12V to 5V is an easy task 
performed by a standard inverter; the 
only disadvantage is that the raise and 
fall times are different, since the threshold 
voltage level is 2.5V thus closer to ov Figure 5-6: Input voltage level shifter. 
than to 12V. The tricky part is to shift the input level from 5 to 12V. This is done 
by the circuit shown in figure 5-6. In this circuit the input is within the 5V range. 
When the input is high (about 5V) the transistor M1 will turn on thus the voltage 
at the node (1) will be close to OV. Therefore the output will be about 12V. When 
the input is low the inverted input signal at the gate of M3 will turn high (5V), 
switching M3 on and the output to OV. 
Palmo FPAA and prototyping board 
	 11, 








d!H1hI- '  
Figure 5-7: Prototyping board block (and floor) diagram. 
As was previously mentioned the Palmo FPAA chip is more complicated than 
the PALM0-I chip. The user must supply two biasing voltages, and program the 
internal configuration SRAM before the chip can do anything. The FPAA chip has 
got 60 pins and the digital FPGA which is used to drive our FPAA chip has got 
156 pins. It is apparent that it is very difficult to design and make a wire-wrapped 
board for testing such an arrangement. 
We realised that a prototyping board would be more appropriate for testing 
this Palmo FPAA chip, a block diagram of this board is shown in figure 5-7. 
Furthermore it would be feasible to link the board to a laptop computer and 
demonstrate the operation of the Palmo circuit. The author did most of the 
design of this board. However it was actually implemented by Olivier Chapuis 
-using ORCAD- who worked on this project. 
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5.4.1 System Level considerations 
The prototyping board can operate as a stand-alone system. During the startup 
procedure though, a host PC is needed to download the configuration bits to 
the FPGA. The PC also sends the Palmo FPAA configuration parameters and 
controls the operation of a voltage DAC, which is used to generate the biasing 
voltages. The communication between the PC and the on-board microcontroller 
is established through a serial link. 
5.4.2 Microcontroller and peripheral chips 
The Atmel 80C2051 microcontroller (MC) is used on the board. It is a 20 pin, 
scaled-down version of the industry standard INTEL 8051 MC [117]. It offers two 
I/O ports, a serial link interface, 128 bytes of SRAM, power-down mode and 2K 
of flash EEPROM. 
The MC clock is generated by the use of a 14.9756MHz crystal oscillator. 
This strange frequency ensures fast operation and can be used for accurate baud 
generation. A MAX-232 chip is used to interface the 0 -+ 5V MC voltage level to 
the standard RS-232 I/O level. 
The MC can also shut-down the board, through a darlingtron transistor, for 
saving energy in battery operated modes. 
5.4.3 Analogue biasing 
The biasing voltages needed for the operation of the Palino FPAA are supplied by 
a serial voltage DAC through an OPAMP buffer chip. 
5.4.4 FPGA 
The XILINx 4005 FPGA [81] is the heart of the system. After it is configured by 
the MC, it takes control of almost all the signals on the board. It is used to address 
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the DAC, to generate the Palmo signals from the output of the Palmo comparators 
-by using the minimum pulse and the sign clock signals- and to interface the board 
to another board though a 60 pin connector. 
5.4.5 Prototyping area 
There is a prototyping area and headphone jacks available to the user, to interface 
to other circuits on the board. 
5.5 Using the board 
The board was fabricated by a commercial PCB manufacturer. The populated, 
operational board, together with the accompanying laptop PC, can be seen in 
figure 5-8. The debugging of the MC program was done through a development 
board we fabricated, using a standard 8031 chip [117]. 
Minor problems which were encountered, while testing the board, were fixed 
either by changing the MC software (or the FPGA bitstream) or by hardwiring 
some pins under the board. These minor problems were caused by the serial I/O 
LEDs, which were not flashing correctly, the wrong pin-out of the OPAMP used, 
and latching of the DAC. The DAC has some long-term memory (an internal 
capacitor to store some power for the SRAM cells). When our software forced 
the DAC into an undocumented state, it would take the device several days to 
exit this state (by discharging this capacitor). By modifying the MC software, the 
DAC now operates as expected. 
The biggest problem encountered was the lack of an appropriate communica-
tion program for the host PC. The XILINx bitstream file is a binary file. This file 
must be sent trough the serial link to the board. Most communication programs 
use error checking methods for transmitting binary files, thus corrupting the bit-
stream. The solution to this problem is to transmit the text-only, hexadecimal 
version through the serial link, which doubles the size of the bitstream file. 
P1 
Nr~ 
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Figure 5-8: Prototyping board and host laptop. 
5.6 T.stin Th. FPAA Chip on th. boar. 
After verifying the operation of the board, we tested the FPAA chip. 
5.6.1 Initial Testing 
The Pa1inoFPAA chip was fabricated using a EUROCHIP 2.4jirn double-poly-silicon 
process. A photomicrograph of the chip is shown in figure 5-9. After fabrication 
a series of tests was performed, to verify the operation of the chip. 
Pairno FPAA and prototyping board 
	
102 
\ ' I (If/It/I 
UM 




j 	 oa4 	
N 
Figure 5-9: Palmo Chip Photograph. 
• Power-up To test for hard shortcircuits. 
• Comparator test A constant voltage was compared to an externally gener-
ated ramp, by the stand alone comparator, which exists on our chip. The 
comparator changed state according to the ramp, thus verifying the oper-
ation of the comparator, the level shifter, and the output-drive cells. The 
output of the cell was used to measure the comparator delays. 
5.6.2 Digital Functionality 
The most important part of the FPAA testing was to verify the operation of 
the digital cells. Because these cells were laid out, instead of using standard 
cells, which are already verified, they had themselves to be verified. In the case of 
malfunction the overall functionality of the FPAA would be in questioned, because 
without the proper operation of the digital cells, the analogue ones might not be 
able to function. 
In order for the analogue circuits to function properly, it is necessary to config-
ure the FPAA interconnection, DACs and capacitor arrays. To do so the FPGA 
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Figure 5-10: Schematic diagram of the FPGA cell used to configure the analogue 
FPAA chips. 
from the micro controller, clocked by fclk. The address bits are shifted into the 8 
bit shift register (RS8), and then the Latch signal goes low (figure 5-11). This 
loads the FPGA address register (RD8), which can be used for addressing the 
FPGA internally. The MC then drives the ALE signal low (figure 5-11), which 
is driven to the appropriate FPAA chip, according to the address byte already 
sent. Consequently, the data bits are shifted to the FPGA, the MC LOAD signal 
(figure 5-12) is redirected to the appropriate FPAA in order to load the data to 
the FPAA. The end of the operation is signified from the MC, by taking the Latch 
signal back to high. 
There is no indication if the internal FPAA SRAM cells have been correctly 
configured, since there is no readback facility on the FPAA chip. However, it is 
possible to identify the correct operation of the digital cells, by looking at the 
output of the FPAA cells. To do so we connected the Vref signal of the FPAA 
to a ramp generated externally, while the Input node was connected to a constant 
voltage. By changing the global interconnect data, we switched on the transmission 
gate, which connects the Input to cell 5. The output of cell 5 consequently followed 
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Figure 5-11: Addressing in the 	Figure 5-12: Loading "AAh" to the 
FPGA (address = 80h). 	 FPAA. 
HI 	 4.O' 	47EV 1VO/ 	 fij M 
1-H 
4CA1)=1O.7 V 	VmIn(AI)=2.500 V 	+WIdthCO13)=94.O 
Figure 5-13: PWM output by the use of an externally generated ramp. 
the ramp (figure 5-13), thus indicating that the data byte has been successfully 
downloaded to the FPAA. By using the same principal, we verified that all the 
global interconnect was working properly 
A final noteworthy point is the functionality of the reset SRAM. As was men-
tioned in section 5.3.4, the reset is done by programming a 4 transistor dynamic 
SRAM cell. The long-term operation of the cell is based on the assumption that 
the leakage current of the PMOS transistor M4 (figure 5-5B) is smaller than the 
leakage of M3 , assuming that the BUS line is low for most of the time. We pro-
grammed the reset switch to a logical zero (output high) and we kept the BUS line 
low. The comparator of cell 7 stopped changing state, an effect that was observed 
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even after several days of continuous operation, indicating that the 4 transistor 
dynamic-SRAM operates equally well to a standard SRAM cell. 
Discussion The testing of the digital cells was a difficult task, given that there 
was no direct way of observing the output of the internal SRAM cells. The strategy 
we followed (to observe the output of the analogue cells) is not trivial, requiring 
much effort to devise a methodology, in order to verify the operation of the circuits. 
The only significant difference between our original design specification and the 
performance of the circuit was that the two OPAMP controlling SRAM registers 
were inversely connected. 
5.6.3 Testing the Analogue Cells 
While writing this thesis tests were performed to the analogue cells. The com-
parators were characterised and their delays were measured. A new project is 
currently undertaken, in order to generate a library of FPGA schematics, which 
will be used to interconnect the analogue cells and perform signal processing func-
tions such as filtering, signal generation, ADC and DAC. It is expected that more 
results from the analogue cells will be published in the near future when they will 
become available. However, we have used our analogue cells to prove the suitab-
ility of the palmo approach to the implementation of DACs, in particular E - 
modulators. 
5.6.4 E - Modulator 
Oversampled analogue to digital converters, in particular E - Li modulators, 
are presented in section 2.5.3 [46]. E - L converters (figure 5-14A) are in fact 
a pulse-based system; however at a first glance there is no Palmo equivalent to 
such a modulator. This is because a typical E - L converter integrates in time 
the analogue input and compares it to zero, in order to generate a coarse estimate 
that oscillates about the true value of the input. Using a Palmo system to achieve 
that, requires converting the input to a pulse series, which can consequently form 
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Figure 5-14: Pairno Sigma-Delta modulator. 
the input to a typical Palmo integrator. In that way the ADC is a function of the 
accuracy of the initial PWM conversion. However, the circuit of figure 5-14B can 
perform a E - conversion without being limited by any PWM conversion. 
The principal of operation of that circuit (figure 5-14B), is that a clock signal 
is directed to the positive input of a typical Palmo cell. This is integrated in time, 
until the level of the integrated value reaches the value of the analogue input, 
which forces the comparator to change state. The digital logic block consequently 
redirects the clock signal to the negative input of the Palmo cell, for a given 
period. This has the effect of lowering the integrated voltage. In that way a 
coarse estimate, that oscillates about the true value of the input is achieved. A 
digital filter similar to the one used by a typical E - Li modulator, can be used to 
average the output of the comparator. 
Such a E - modulator (figure 5-1413) was implemented in one of our chips; 
this E - A converter uses a single Palmo cell and two NAND gates to perform the 
digital logic block. A 1MHz clock was used to integrate in time a small current. 
In our experiment the input voltage varied from 5-11V. The negative input was 
pulsed 200 times, resulting in a maximum sampling frequency of 0.4kHz. The 
event was repeated 10 times and the output was averaged. This experiment was 
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Figure 5-15: Sigma-Delta modulator results. 
done 5 times and the five traces can be seen in figure 5-15. The results verify the 
functionality of the circuit: we observed almost 9 bits of accuracy (52.5dB), and 
we concluded that the conversion is sufficiently accurate. 
Discussion In our attempt to implement a Palmo E - L modulator, we solved 
the initial problem of the required PWM conversion. Such a Palmo E - A modu-
lator is very simple, and can be easily implemented by the use of only one Palmo 
cell and the accompanying FPGA. An added cell can be cascaded, to implement a 
second order E - A (figure 2-11). The delay caused by the negative-going integra-
tion can be reduced, if a bigger discharging current is used. However, by the use of 
the same charging and discharging currents, it is possible to cancel any comparator 
delays. Process variations within, or across, chips will alter the charging current; 
therefore the output of the E - /. will vary. To minimise this effect, another cell 
must be used to create a digital reference value, to scale the output of the E - A 
modulator. 
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Table 5-2. Summary of the Palmo FPAA characteristics 
Chip Name Palmo-FPAA 
Number of cells 8 
Implementation Voltage-domain Palmo circuit 
Sampling Frequency 1kHz to 500kHz 
Power consumption 0.95mW per cell, at 50kHz 
Programmability By the use of an external FPGA and 
reconfigurable DACs-capacitor array. 
Dynamic range 54dB 
THD NOT AVAILABLE 
Q factor 70dB 
Comparator delays 0.3ps rise lus fall 
Delay cancellation minimum pulse and positive feedback 
currents at the comparator 
5.7 Conclusions 
In this section our second test chip was presented. This chip is an integrated FPAA 
with digital SRAM cells and an internal Address/Data bus. A board which was 
built to test the chip, some initial results from testing the device, and a proposed 
- A modulator, were also presented. Table 5-2 summarises the characteristics 
of the Pairno FPAA. 
Chapter 6 
Advanced implementations: 
Log-domain B1CMOS Palmo cells 
It is apparent, from our previous discussion, that our voltage domain Palmo im-
plementations suffer from constrains due to the comparator used, as well as from 
a small dynamic range limited by the supply voltage level [33,30]. Voltage do-
main comparators are relatively slow circuits (even the clamped comparator needs 
several hundreds of nanoseconds to change state), resulting in low sampling fre-
quencies. Furthermore a 12V supply voltage in addition to the minimum voltage 
difference needed by the comparator to change stage (about 25mV), limits the 
theoretical maximum dynamic range to 54dB. 
The obvious way to bypass the power supply voltage limitation is to operate 
in the current mode [58,55]. This has the added advantage of using current com-
parators which are faster than their voltage counterparts, and are therefore ideal 
for Palmo implementations [118,119,120,121]. Current comparators have been re-
ported to switch state at high frequencies, even with very small inputs [118,121]. 
In order to achieve sampling frequencies higher than 1MHz a BiCMOS ap-
proach was used to implement novel advanced Palmo circuits, because the use of 
bipolar transistors results in higher operating frequencies and improved accuracy 
over CMOS circuits. 
The transfer characteristic of the bipolar transistor is given by the equation: 
IC = Is eVBE/VT - 1 
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where 1C is the collector current, 1s  is the saturation current, VBE  is the Base 
Emitter voltage and VT is the thermal voltage (26mV at 300°K). The "-1" can be 
omitted for most practical implementations. 
The exploitation of this 1c 44 VBE exponential relation led to the implement-
ation of log-domain integrators [122,123,124]. Log—domain integrators [125,126, 
127,128,129] integrate logarithmically compressed input currents by making use of 
this transistor characteristic. The integrated voltage is subsequently expanded ex-
ponentially to generate the output current. This companding technique [130,125, 
128] offers a large output dynamic range, for a small voltage swing [131]. However 
the leakage due to the base current and temperature dependency of IC have to be 
considered during the design of log-domain circuits. 
In this chapter we will present the design ideas and simulation results of a dif-
ferential log-domain Palmo cell. This is based on the recent work and simulations 
done by Thomas Brandtner under the guidance of the author. While writing this 
thesis, Thomas Brandtner is doing the layout of a small BiCMOS chip to test the 
ideas presented here [34]. 
6.1 Bipolar Background 
In this section the importance of temperature for the bipolar transistor and the 
translinear principal -which minimises temperature dependency- will be presen-
ted [132]. 
It is in the general belief that reliance on the I -* VBE relationship is to 
be avoided, because of the temperature sensitivity of this equation. Indeed I 
increases almost 9.5% per degree resulting in a variation of about 106  over a typical 
—55°C to +125°C temperature range (figure 6-1)! Therefore careful temperature 
dependency cancellation is required, in any circuit exploiting the use of the I 44 
VBE relationship. 
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Figure 6-1: Temperature dependency of Is for Vb=700mV of the BiCMOS 
process used. 
The temperature dependency of 1c  led to the development of the translin-
ear principle which eliminates temperature dependence for carefully laid-out cir-
cuits [132]. 
The translinear principal In a closed loop containing an even number of for-
ward biased base emitter junctions, arranged so that there are an equal number 
of clockwise-facing and counterclockwise-facing polarities, the product of the col-
lector current densities in the clockwise direction is equal to the collector current 
densities in the counterclockwise direction. 
6.2 The Log-domain Palmo Cell 
The schematic diagram of the Palmo cell is shown in Figure 6-2. It consists 
of three parts: a digital logic block , an integrator and a current comparator. 
The digital logic block converts the input pulses and the sign signal into two 
differential input currents that form the input to the integrator. The integrator is 
fully differential and works in the log-domain [34]. The pulsed output is generated 
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Figure 6-2: Palmo cell and typical waveform diagram. 
current to a current ramp produced by an identical integrator. This comparator is 
almost two orders of magnitude faster than the clamped comparator used in the 
voltage domain circuits, enabling high sampling frequencies [30,11]. The ramp can 
be generated globally. For high speed operation a dedicated ramp generator may 
be used for each Palmo cell, in order to reduce the capacitance needed for copying 
the ramp current to more than one cell. 
Discussion Because the circuit has got a big dynamic range and is not limited 
by the power supply voltage, it is possible to use a dual-slope ramp. The symmetry 
of the dual slope ramp eliminates inaccuracies due to comparator delays, provided 
that the rising and falling times of the comparator are well matched. Therefore 
there is no need for minimum pulse generation in order to cancel the comparator 
delays. The use of a dual-slope ramp results in each sample being represented by 
two pulses (Figure 6-2). The overall gain of the Palmo cell is controlled by the ratio 
of the integrating constants of the two integrators generating 'ramp  and lint.  Log-
domain integrators are not suited to conventional sampled data implementations, 
because the input currents should be greater than zero (the logarithm of zero or 
a negative number is not defined). The complex overhead needed to transform 
the varying sampled data input currents to positive equivalent current inputs per 
integrating cell, is the reason why no log-domain sampled data implementations 
have been reported; even though BiCMOS circuits have been used in sampled data 
systems [64]. However in the Palmo case the input has only two possible values 
(one for representing "0" and the other for representing "1") for the whole chip, 
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which makes the technique ideally suited for the implementation of log-domain 
sampled-data circuits. 
6.3 Log—domain cell 
At the time of writing this thesis a small chip is being laid-out to test the accuracy 
of the new current mode Palmo cells. This chip will have four cells. One will 
generate the ramp while the others will be used as standard Palmo cells. Three 
different analogue circuits are needed for the design of the new BiCMOS test chip: 
Log-domain integrators 
Current Controlled Comparators (CCC) 
Voltage to current converters 
In this section we will present the architecture of these circuits. 
6.3.1 The Log-domain Integrator 
The principal circuit of the log-domain integrator used in our Pairno cell is 
shown in Figure 6-3. It is based on [133,126,134,135], but has improved linearity 
over a bigger current range, due to the use of cascode current mirrors and the 
stabilising transistors, M13 and M14. The integrator is fully differential, hence 
the input value is the difference of the two currents 4 and I,. First the input 
currents are compressed into log-domain by Qi (Q8); Q2 and Cl (Q7, C2) perform 
integration in the log-domain. The integrated value is scaled by Q3 (Q6), the 
scaling factor depends on the current I. Finally, Q4 (Q5) expands the compressed 
signal. The output is represented by the difference of the currents 101 and 102. 
Some additional current mirrors are necessary for producing a real output current 
which is not shown in this figure. 




Figure 6-3: Log-domain integrator. 
The following translinear equations [58] for the integrator circuit of Figure 6-3 
may be derived from the 1c <-p VBE relationship of the bipolar transistor. 
'Cl 'C3 = 'C2 1C4 
'C5 'C7 = 'C6 1C8 
where 'Ci  is the collector current of transistor Q2. If the early effect is taken into 
account the above equation yields: 
'Cl 1C3 — 	 'C2 'C4 
1+_ • 1+& — 1+ . 1+ 
'C5 'C6 'C7 — 'C8 
1+.VB  C,5 1+ VBC6 — 1+ • 
(6-1)  
1+ 
where VBCj is the collector-base voltage of transistor Qj and VAF is the early 
voltage. The currents 1c . . . 'C4 (and similarly 'C5• . . 'C8 ) are given by the fol-
lowing equations: 
'Cl = 'p 
it 
1C2 = (aim  — 'capl — + 1C 	
— 
'C3 = It 
'C4 = '01 
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where a is the mirroring ratio of the current mirror M5-8, 'capl  is the charging 
current of C1 and 0 is the current gain of the bipolar transistors. Substituting 
these currents to the equations (6.1) yields: 
it (aIo2—icapi—+ic)(i_) ft 101 
i+Ya l± 	2a i+Ya 
(6.2) 
VAR VAR VA  VA  
In It (bIo1 - ',.p2 - + Ic) (i 102 
i+Ya 
- 
l+ Y2 (6.3) 
VA  VA VA  VA  
where b is the mirroring ratio of the current mirror M9-12 and 'cap2  is the char-
ging current of C2 . The output currents 101 and 102 respectively is given by the 
equation: 
Vb—V copj 
Jot = Ie Vth 
	
VbV capi ' 1d 	 'cap 
io 	- (ite Vth ) 
	dt = 0iC 	
= 
. Vth 
'capi = —C 	
d 
'Oi 	
10i 	 (6.4) 
where Vh is the thermal voltage (26mV at 300°K), Vb is the biasing voltage (Fig-
ure 6-3). Subtracting the two equations (6.3), substituting 'capj  from (6.4) and 
k, = 1 + VBC/VAF, while assuming C1 = C2 = C and 1/(1 - 1/0) 1 + 1/0 
results to the final equation: 
 1 
- 01 102) ' ('+)('P_'n)+CV(Ic)(I01_Io) CVth 










k4 	 k5 
_1)](6.5) 
CVth 
The first term on the right side of (6.5) shows that the difference of the output 
currents (Io - 102) is proportional to the integral of I - I. The integration 
constant is4-.  It can be controlled by changing the current It or the capacitor 
C. However it is dependent to temperature variations. The overall gain of the 




and therefore temperature dependency has been removed from the gain of the cell. 
In practice the scaling current It should be proportional to temperature. This 
(6.6) 
is not critical to the gain of the integrator but it is needed to achieve the maximum 
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dynamic range, because temperature variations will alter the currents 'tramp  and 
itint thus changing the dynamic range, while the current ratio will remain the 
same. 
The second term occurs because of the base currents of Q3 and Q5 which 
introduce a leakage current on the integrating nodes. This is a particular problem 
for sampled data systems because the integrated value should remain constant 
between samples. Since the collector current of these transistors is always equal to 
It this term can be easily cancelled by introducing two additional current sources 
of I = It/fl. These current sources are derived from the base current of a single 
bipolar transistor with a collector current of I. 
The reason for the third term is the difference of the mirroring ratios of the 
two current mirrors M5-8 and M9-12. The two currents 101  and 102  which are 
mirrored are not the same, therefore the mirroring ratio should be constant with 
respect to the mirrored current. To maximise the dynamic range of the circuit 
at the expense of operating frequency, operating voltage and power, a cascode 
current mirror is used. 
The last term on the right side shows the influence of the early effect. The 
collector voltages of Q4 and Q5 vary due to output current changes. The tran-
sistors M13 and M14 are used to stabilise the collector voltages of Q4 and Q5 to 
minimise this term. 
The integrator may be reset by connecting nodes 1 and 2 together. This 
approach suffers from charge injection into these two nodes. Although only the 
difference of the charge injection in the two nodes is important, it is noted that 
the overall error will be expanded exponentially. Another way of resetting is to 
increase the base compensating current I. If I >> It/fl, a = b, I = I and if 
the influence of the early effect is neglected, equation (6.5) forces 101 - 102 to 
exponentially decrease to zero. 
6.3.2 Current Controlled Comparator 














Figure 6-4: Current comparator 
Ml '-41 M3 	MS 
out 
B 
This circuit is mainly responsible for the high sampling frequency capabil-
ity [34] of the Palmo cell because it is faster than the voltage mode comparators 
used in former Palmo implementations [30]. 
The CCC used was based upon [118] (figure 6-4A). This circuit has got three 
modes of operation. When 'in  is positive, the input node is pulled high. This is 
then amplified by the transistors M3 and M4 , switching transistors M1 fully on 
and M2 fully off. In this case the input node is a low impedance node, since M1 
sinks all the input current. However during the transient period when the current 
changes sign (deadband) the transistor M1 is still off and the buffer cannot supply 
the input current, resulting in a high impedance node. When the input is negative 
the input node is pulled low, turning M1 off and M2 on. The size of the deadband 
in this circuit is determined by the size of VT. In order to obtain a faster response 
a technology with smaller VT is needed. 
The comparator used is an improvement of the above circuit proposed in [121] 
(figure 6-413). However, it was modified in order to accommodate the lack of p-wells 
in the fabrication process used. As the voltages at nodes (1) and (2) (figure 6-4B) 
are increased towards the magnitude VT1 and VT2 respectively, the deadband in 
the transfer characteristic is reduced. This results in a smaller voltage swing and 
thus a faster response.. This small output voltage is then amplified by an array 
of three inverters giving the output. In the circuit of figure 6-413 the deadband 
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voltage difference is generated by two additional resistors, Ri and R2. The value 
of the resistor voltage drop can be controlled by the current sources 'la  and '2b 
The smaller these currents are, the smaller the deadband of the source follower 
gets, hence the current comparator gets faster. On the other hand the power 
consumption increases due to the bigger currents in the CMOS inverter stages. 
This circuit allows the detection of small input currents (-50nA to 50nA) with 
a short propagation delay (17ns). Normal current comparators require several 
hundred nanoseconds to detect the same current change. Thus the operating 
frequency of the Pairno circuit is significantly improved, with the tradeoff of power 
consumption which is 2mW for the comparator circuit only. 
6.4 Voltage to Current Converter 
V 
Vüp - 
Figure 6-5: Voltage-Current-Converter 
This circuit (figure 6-5) will be used to generate input currents as well as the 
biasing currents (Ii)  for the log—domain integrator. It is usually preferable to 
code analogue signals by the use of a voltage, initiating, this way, the need for an 
accurate voltage to current converter. 
The most appropriate implementation of such a converter [136,137,138], that 
uses only a 5V power supply (a constraint posed by the process used for the log- 
domain chip) is shown in figure 6-5. It is based on [137], but needs only one supply 
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voltage rather than two. It consists of a MOS differential stage which outputs 
a current proportional to the square of the input voltage and two translinear 
geometric mean circuits, to obtain the square-root of this current. 
In figure 6-5, the differential stage that is formed by M1 and M2 , suppresses 
the common mode input signals. Assuming a differential input signal of ±V2 /2 
the drain currents of M1 and M2 is given by the following equation: 
1DM (Vdd_VD 7 _VT) 
where 0 = C0(W/L), V D, is the common mode input voltage and VT is the 
threshold voltage of the PMOS transistors M1 and M2 . 
The subcircuit formed by Q to Q (and  Q5 to  Q8  respectively) is a geometric 
mean circuit. The translinear equation for this circuit is 
IC,Q1 ICQ2 = 'C,Q3 IC,Q4 
IG,Q2 is equal to 'D,M2  Therefore the above equation yields 
IG,Q4 = \/IOID,1vf2 
similarly from the translinear equation of Q5 to Q8  derives 
IC,Q8 = V/IOID,M1 
Both currents are subtracted in the node 'out  resulting in an output current of 
'out = IC,Q4 - 'G,Q8 = 
1/3 1 
V2 
This circuit has a big input voltage range and is very accurate. Any non-
linearities are due to the non-ideal effects of the translinear circuits and the com-
mon mode rejection of the differential stage. 
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6.5 Simulated Results 
The circuits mentioned above were simulated by the use of HsPIcE, in order to 
characterise their operation. In addition some elementary simulations were done 
to demonstrate the operation of the log-domain integrator and the Palmo cell in 
filtering applications [34]. 
6.5.1 Integrator Linearity 
The linearity of the integrator is shown in Figure 6-6. It demonstrates good 
linearity with an output range of ±15A. In the same figure, it is shown that the 
integrator gain may be set by controlling It.  It is possible to change It  between 
50nA and 20tA. In addition the integrator gain can be altered by changing the 
capacitor C. It is planned to use 3 bits to determine the value of the capacitor. 
The smallest capacitor will be 0.75pF. 
If C is greater than approximately 6pF the gain is proportional to 11C. On 
the other hand if C is smaller, the constant is only proportional to i//d due to 
the propagation delay of the current mirrors in the circuit. When integrating a 
sine wave, the maximum total harmonic distortion (THD) at the output is less 
than 0.94%. For sampling frequencies in the kilohertz range the THD is less than 
0.5%. 
6.5.2 A first-order filter implementation 
A first order sampled data low pass filter was implemented by adding the feedback 
signal shown in Figure 6-2. The frequency response of this simple filter can be 
seen in Figure 6-7. Here the cutoff frequency is set by controlling the current 
It. As in all sampled data systems, the sampling frequency may also be used to 
modify the response of the filter. 
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Figure 6-7: Frequency response of a simple Palmo filter, fs=1MHz. 
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6.6 Log-domain Multiplier 
A-2 _H 
II 	II 	fl 




41 	 1 
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Figure 6-8: Log-domain multiplier 
Log-domain multipliers exploit the use of logarithms to perform the multiplic-
ation. As shown in figure 6-8A, it is possible to multiply two inputs A, B by 
adding the logarithms of A and B and consequently obtaining the exponent of 
the result [88]. Bipolar transistors inherently perform the logarithm and antilog-
arithm functions because of the VB -+ 'c relationship. It is therefore possible to 
use three of the log-domain Palmo cells to perform a multiplication, as it is shown 
in figure 6-813. 
By integrating a single pulse the voltage on the integrating capacitor would be 
a function of the logarithm of the duration of the input pulse. The clock 1 is used 
to add the integrating capacitor (Cii and C1 ) in series. Therefore when '1 is high 
the node (1) at figure 6-8 will be equal to the sum of the two integrated values, 
provided that the capacitors are equal. The resultant output current will be the 
exponent of that value, and thus multiplication is performed. A third integrating 
cell is used to cancel the Vb offset. In order for the circuit to operate, Vb is used 
for the bias of the bipolar transistors, the voltage on the log-domain integrating 
capacitor is 
Vi A, = V + 
By adding the two voltages we get 
vl i+iii  = 2 * Vb + Kiog [I fl (zTA + /TB)] 
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The integrated values would be a few millivolts, while Vb could be larger than IV. 
Therefore due to the extra V,, offset the circuit will try to force several amperes at 
the output of the log—domain integrator. For that reason the integrating capacitor 
(C12 ) of the second cell is used at figure 6-813, to subtract Vb from the integrating 
node. The input to this cell is "0" and it is used only for the Vb cancellation. 
However if the roles of cell (ii) and (iii) are interchanged, it is possible to divide 
A/B by the use of the same circuit. 
Log-domain multiplier discussion The user must take care not to integrate 
a negative input to the cell, as this will have the effect of dividing the two inputs. 
The inputs must represent the magnitude of J AI and JBI while the sign will be 
derived from a digital logic block giving the exclusive OR of the two signs. 
Clock feedthrough is a very important factor in this approach. Even the smallest 
charge added to the integrating capacitors will be expanded exponentially at the 
output. Therefore transmission gates and a slow clock () should be used to 
reduce clock feedthrough. Another important detail is that most of the charge 
injection occurs at the "ground" side of the capacitors C ii and Ciii (1). However 
the injected charge will be added to the opposite direction thus cancelling out any 
possible clock-feedthrough. Finally the reader should note that if a differential 
log—domain integrator is used, similar to the one presented earlier (figure 6-3), 
the charge injection would be the same in both integrating capacitors, therefore 
the differential output should not be affected. 
6.7 Conclusions 
In this chapter a new log—domain approach to Palmo implementations was presen-
ted. The integrator circuit presented in this chapter is probably the first sampled-
data log—domain integrator ever to be reported, because of the complex overhead 
needed for the generation of positive, non-zero inputs. Log—domain circuits are 
ideal for the implementation of Palmo circuits because: 
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They operate in the current mode, thus current comparators can be used. 
These circuits are almost two orders of magnitude faster than their voltage 
counterparts. 
• They offer a big dynamic range, therefore a dual-slope ramp can be used 
since we are not limited by the voltage supply. This virtually eliminates the 
effect due to comparator delays, thus elaborate minimum pulse cancellation 
is not needed. 
• They are based on BiCMOS circuits, which offer a much faster sampling 
frequency than conventional CMOS circuits. 
The cells presented in this chapter will be used in a new Palmo BiCMOS 
log-domain design with the following characteristics: 
Table 6-1. Summary of the BiCMOS chip 
Chip Name B1CMOS-I 
Number of cells 4 
Implementation Log-domain Palmo circuit 
Sampling Frequency 10kHz to 5MHz 
Power consumption 2.2mW (per cell, mostly due to the cur- 
rent comparator) 
Programmability By the use of V-I converters and 3bit 
programmable capacitors 
Dynamic range 	 70dB 
THD 	 Maximum 0.94%, typical <0.5% 
Q factor 	 80dB 
Comparator delays 	17ns for minimum input 
Delay cancellation 	dual-slope ramp 
Chapter 7 
Developments and Conclusions 
7.1 Introduction 
The work presented in this thesis, demonstrated the novel use of pulse-based sys-
tems in building analogue programmable cells, ideally suited for the implementa-
tion of Field Programmable Mixed Signal Arrays (figure 7-1). The development of 
FPMAs is an active research area, applying the novel Pairno signalling mechanism 
to this area, and enhances the capabilities of the resultant circuits. 
In this chapter we will summarise our work, present the current developments 
in signal processing, compare our circuits with commercially available alternatives 
and present ideas for future development of the Palmo cells. 
7.2 Our Approach 
In chapter 3 a novel signal processing concept was introduced, incorporating 
the use of pulses for representing the inputs. Under this light in the following 
chapters (4, 5 and 6) some chip implementations were presented. Those circuits 
were used in simple filtering and analogue-to-digital tasks, to demonstrate the 
validity of this approach. 
Two main circuit categories can be identified in our work, these are linear 
voltage domain and BiCMOS log-domain current-mode implementations. The 
voltage domain circuits are not as advanced as the current-mode ones. Sampling 
125 
Developments and Conclusions 	 126 
• •• = = = J Analogue Cell 
D r 	r 	r p 	Ii I [] Digital Cell 
R
Pulsed Digital Control 
A 
DI 
nalogue 	 Pulsed 
L1 	Inputs Analogue 
Outputs 
-F-L f K 	+ ; _F_L 
_C== 	 B 
A 
Figure 7-1: Typical Palmo FPMA implementation. 
frequencies reached 500kHz (table 5-2) and the harmonic distortion was 0.8% 
(table 4.7.3). This is due to the fact that our signal representation uses time 
to encode the signal information. Therefore faster operating frequency results 
in smaller dynamic range. The fact that voltage comparators are relatively slow 
circuits, poses some limitations on the use of the voltage domain circuits. 
Two Pairno CMOS devices were combined with a standard FPGA on a demon-
stration board. The combination of the two chips provided the impetus for the 
implementation of analogue systems, such as filters (figure 4-10). By exploit-
ing the mixed signal virtues of both devices more complicated algorithms were 
implemented, suitable mostly for DSP based solutions (figure 4-12). 
However the log-domain approach offers significant advantages to the imple-
mentation of Palmo circuits (chapter 6). Our implementation is the first log-
domain sampled-data system, due to the simplicity of the current input structure. 
Though our design is a conservative approach, sampling frequencies can reach 
5MHz, while some minor improvements of the circuit can increase the sampling 
frequency to 20MHz. Harmonic distortion is reduced to typically less than 0.5%, 
the supply voltage is reduced to 5V, however power consumption at the maximum 
frequency of operation is increased (table 6.7). The reason for all this can be iden-
tified in the nature of the current mode comparator, which is almost two orders 
of magnitude faster, more sensitive to small inputs and energy hungry than the 
voltage domain counterparts. 
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7.3 Current Developments 
While writing this thesis, we have seen new developments in the semiconductor 
market. These developments signify the timeliness for the introduction of the 
Palmo techniques. This section presents these advances and clarifies the suitability 
of the Palmo approach which line up to the contemporary expectations of the 
semiconductor industry. We therefore believe, that exploitation of the techniques 
introduced in this thesis, can benefit the design of programmable systems, for 
signal processing. 
7.3.1 Using Gate Arrays for Application Specific DSP 
In the summer of 1997, FPGA manufactures started promoting research on the 
use of their products for DSP applications. This was probably done in order to 
extend the application area of their devices and to respond to the development of 
Field Programmable Analogue Arrays. 
The Palmo mixed-signal algorithm (section 4.7.2) is superior to the new FPGA 
approach to the implementation of DSP solutions. FPGAs are designed to im-
plement digital circuits such as bus interfaces, counters, microprocessor support 
devices. The resources available on the FPGA chip are limited. Flip-Flops are 
needed to implement the delay (z') in a DSP algorithm; the number of Flip-
Flops in a typical FPGA is limited, thus the DSP algorithm will suffer either in 
accuracy or in flexibility. The Palmo mixed signal approach eliminates the use of 
Flip-Flops, because the delays are implemented by the analogue cells, while the 
digital part of the algorithm can be easily performed by a relatively small num-
ber of digital cells. Therefore, more complicated algorithms can be implemented, 
while the unused digital resources can implement memory or I/O tasks. Finally 
there is no need for extra chips implementing the ADC and DAC, since the Palmo 
FPMA inherently performs those functions. 
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7.3.2 Texas Instruments TMS-320C6x 
In September 1997 Texas Instruments (a company which holds the 50% of the di-
gital signal processing market) launched todays fastest DSP micro-controller—the 
TMS-320C6x [45,139]. This device incorporates the use of Harvard architecture, 
with separated command and data, buses and two powerful multipliers performing 
two 32x32 bit multiplications in 200ns. The chip delivers 1600 Million Instructions 
Per Second (MIPS), and is able to perform an 8 tap hR in 0.241-ts (4MHz) and 
an 24 tap FIR in 67s (17MHz). 
The Texas Instruments DSP is indeed very fast. However, the BiCMOS cell 
presented in chapter 6 can operate up to 20MHz (by using Wilson current mirrors), 
which means that such a circuit can compete favourably with the most powerful 
DSP. In addition to that the Pairno approach is more energy efficient; the DSP 
chip will drain a normal battery in a few minutes in mobile, battery operated, 
stand-alone applications. The log-domain circuit consumes a small fraction of the 
6W the Texas chip uses. Furthermore the cost of the very powerful C compiler 
and emulator for the DSP is $4000 and $1000 respectively. In the case of field 
programmable devices, the cost of the the accompanying software is modest and 
in some cases is free. Therefore small-mobile applications, using the Palmo circuit, 
will be cheaper to design, prototype and operate. 
7.3.3 Motorola announces the first commercial FPMA 
In October 1997 Motorola announced the development of a mixed-signal FPMA [99]. 
This device is based on the Motorola FPAA including some FPGA cells, an 
analogue-to-digital and a digital-to-analogue converter [99,80]. 
The Motorola FPMA device is not as advanced as its Palmo counterpart [85]. 
It is a combination of digital FPGA, analogue FPAA and ADC-DAC cells with 
minimum interaction in between them. It has limited programmability and can 
not implement mixed-signal algorithms, such as the one presented in section 4.7.2. 
Finally it is more than an order of magnitude slower and bigger in size than our 
log-domain devices. 
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7.3.4 Institute for System-Level-Integration 
In December 1997, Cadence Design Systems announced the creation of the world's 
largest design facility supported by the world's first System Level Integration (SLI) 
institute. The development of SLI technology allows companies to create new 
products quickly, by trading and integrating building blocks from various sources. 
Because modern designs are becoming more powerful, the complexity of the cir-
cuits increases. This leads to longer design and test cycles, which has a negative 
impact on the price and the reliability of the final product. It is believed that 
by following the Cadence initiative semiconductor manufacturers will reduce the 
design time, increase the quality of their chips, and expand their income base, 
through trading designs, as well as products. 
The biggest problem of using analogue SLI is portability. Analogue cells need 
to be specially designed and simulated for a given process. The design itself 
poses numerous constraints, and interconnect variations alter the behaviour of the 
circuit, while crosstalk from the digital lines is responsible for noise in the analogue 
cells. 
Reconfigurable and programmable analogue cells are in general very attractive 
for SLI. The Palmo technique is uniquely suited to the Cadence initiative. The 
voltage domain cell is common place, and porting it to a different technology can 
be easily done, by altering two transistors (or transistor arrays). Furthermore the 
signalling mechanism is robust, thus not susceptible to noise from other digital 
cells, since the Palmo technique essentially uses digital signals. The design of 
an analogue Palmo cell is very compact. Therefore it can be easily used in SLI, 
without effecting significantly the floorplan of the overall chip. We believe that 
voltage-domain Palmo cells are ideally suited for the implementation of SLI. 
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7.4 Future Developments 
The electronics market-place structure is shown in figure 7-2. It is evident 
that the semiconductor sales is increasing by 10% per annum, while the electronic 
systems sales is increasing by only 8% per annum. This yields a x2 and xl.4 
increase consequently during the following 5 years, when the market trends are 
expected to continue unaltered. In other words, in every final system sold in the 
market there is an increasing proportion of semiconductor device cost in it. 
Site-Based Office-Based Home-Based 	Mobile 
Telecom, 	Desktop PC, 	Multimedia, Wireless Corn. 
Industrial, 	Terminal, 	Security, 	Portable PC, 
Main-Frame FAX Energy Automotive 
3%-5% 	8%-10% 	15%-20% 	20%-30% 
Table 7-1. Market-growth tendencies in the foreseeable future 
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growth tendencies are shown for the 
four main categories of electronic devices. 
It is believed that in the foreseeable 
future mobile applications are going 
to dominate the market. In mobile 
applications the cost of the semicon- 
Figure 7-2: 1996-1997 World-wide Elec- ductor devices is a big proportion of 
tronics Market-place (source: ICE status the overall cost (about 50% in mo- 
1997). 	 bile telephones), therefore it is evident 
that semiconductor sales are expected 
to go up in the near future. 
As a result every modern integrated circuit should comply to the main factors 
which are essential to mobile applications. Those factors are: Frequency of op- 
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eration, increased integration, low-power consumption, device quality and cost 
issues. 
7.4.1 Future Work 
The Pairno approach, developed during the this PhD course, is novel. Our research 
of the field signified the applicability of the approach, however the field, is still 
unexplored territory. Future research should target portable applications. 
Voltage domain CMOS circuits 
The research field of the voltage domain CMOS circuits is relatively small. The 
advantages of the CMOS Palmo cells are that such circuits are simple, therefore 
cost effective, since they can be easily designed, tested and manufactured. Fur-
thermore, the circuits used are compact and the lack of routing constrains, enables 
increased integration. Finally the device quality is good. However, the frequency 
of operation cannot exceed one or two MHz and the power supply must be over 
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Figure 7-3: Dedicated minimum pulse cancellation. 
Nevertheless the CMOS cells can be improved. It was proven that the minimum 
pulse cancellation (section 4.5.2) is essential to the operation of the Palmo circuits, 
which use single slope ramp. The cancellation can be achieved by the use of the 
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circuit presented in figure 7-3. A second comparator local to every cell, generates a 
dedicated minimum-pulse signal, which is dependent on the slope of the ramp used 
by the cell. This minimises any minimum-pulse inaccuracies due to component or 
ramp mismatches, with a trade-off in area and power consumption. It is believed 
that such a system will be able to operate at higher sampling frequencies with 
improved accuracy. 
The comparator design is essential to the Palmo implementation, and thereby 
the use of a better design can result in better performance. Finally it is worth 
investigating the use of companding techniques in CMOS circuits [140,141,142]. 
Though the MOS transistor V I characteristic is not exponential, companding 
techniques can reduce the operating voltage and therefore power consumption. 
Log-Domain BiCMOS circuits 
The log-domain circuit which was presented in chapter 6 is much better suited to 
Palmo implementations, due to better accuracy and faster response of the CCC. 
The simulated results from that cell look promising and it is believed that results 
from our test chip will verify our simulations. Nevertheless the circuits presented 
in chapter 6, indicate a conservative approach to log-domain Palmo cells, because 
our main concern during the design procedure was to make the circuits work, 
rather than to improve their performance. 
Delays in the circuit are derived from the current mirrors (M5 , 6 - M7 , 8 and 
- M11 , 12 ) of figure 6-3. In order to increase the frequency of operation a dif-
ferent design for those current mirrors must be used. Changing them to standard 
two transistor current mirrors will increase the frequency of operation to 10MHz 
and decrease the power supply requirements. However, using Wilson current mir-
ror structures enables sampling at 20MHz, which is at least an order of magnitude 
grater than other sampled-data field programmable analogue approaches. Finally 
the use of bipolar PNP structures, for implementing these current mirrors, will 
enable the use of sampling frequencies as high as' 100MHz. 
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At such high frequencies on chip FPGA cells should be used, as they are 
necessary for the proper operation of the Palmo cells. The use of different chips 
for the analogue and the digital cells will introduce big delays, therefore developing 
the first Pairno FPMA is critical for high frequency systems. 
The power consumption of the log-domain cell is mostly due to the current 
comparator. This circuit is energy hungry (2mW out of the total 2.1mW consumed 
by the cell), however it is believed that it would be possible to reduce energy 
consumption, without significant loss in the frequency of operation or accuracy of 
the comparator. This can be done by reducing the comparator voltage, and/or 
switching it off for most of the time (when it is not used). A Flip-Flop can be 
used to store the comparator output and the CCC circuit can be switched on, only 
when the ramp is almost equal to the output current of the log-domain integrator. 
Finally other CCC designs can be investigated. 
A bigger test chip will be designed in the future which will probably contain 
16 log-domain cells combined in an FPAA. A fast external FPGA will be used to 
perform the routing. 
An improvement of the log-domain input structure will increase its application 
base. The use of more than one input will enable the synchronous addition of dif-
ferent inputs. Furthermore if scaling is performed before integration, the number 
of cells needed to perform certain complicated functions (such as band-stop filters) 
will be reduced, while the maximum frequency of operation might be increased. 
The signalling mechanism should be investigated as well; it is believed that the 
sign-magnitude approach has reached its limits at high frequencies and another 
more appropriate coding schemes might perform better. 
Applications 
As it was shown above, our circuits can be significantly improved, they can be 
designed to work faster, use low-voltage, be more programmable or smaller in 
size; nevertheless there is no evident course we should follow. The analogue field 
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programmable market is new and there is not significant feedback from users to 
guide the development of mixed-signal systems. 
Therefore we must identify possible applications which can benefit from the 
use of Palmo techniques. This is not an easy task for any individual, however it 
is critical to our research. 
Some application areas which should be targeted are: automotive, diagnostic 
equipment, medical-instrumentation, difficult conditions of operation (for example 
space, high-pressure, high-temperature, radioactive areas), UPS and battery con-
trol, power systems, data acquisition, distance measurement, sensor implementa-
tions, reconfigurable test equipment or process control. It might even be useful to 
implement application oriented Palmo cells for tackling a given problem. 
7.4.2 Overall Conclusions 
In this thesis a new technique for performing sampled data, signal processing was 
presented. This technique incorporates the use of pulses as the signalling mech-
anism, in order to facilitate the design of programmable mixed-signal hardware. 
This technique was pioneered by the author and was named "Pairno" after the 
hellenic word Hc1Ab1os". Three chips (two CMOS and a BiCMOS one) were de-
signed to implement the Palmo concept. These chips were used in practical signal 
processing sampled-data applications. Furthermore a mixed-signal approach to 
DSP algorithms was presented and was used to implement an FIR filter. 
As shown in table 7.4.2 the Pairno technique lies in between the analogue and 
the digital world. The biggest advantage of the Palmo approach is the extended 
programmability, in conjunction with the enhanced frequency of operation that it 
offers. In some cases it is better than analogue systems, in other cases it is more 
appropriate than digital ones. However, it depends on the application and the 
user to define the suitability of the Palmo approach for a given problem. 
It is negotiable if this approach will have a significant impact in the field 
programmable or signal processing market. This is not due to any defects or lim- 
itations of our signalling mechanism; the reason for that can be identified in the 
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Table 7-2. Characteristics of Analogue, Palmo and Digital signal processing im- 
plementations. 
Analogue Palmo Digital 
Programmability: limited fair extended 
Frequency of operation:' high adequate slow 
Power consumption: low average extremely high 
Signal robustness: low adequate highest 
Size: small smallest biggest 
Design time: b long shortest short 
Design CAD tools: limited available extended 
Timeliness: old just emerged at their peek 
'In general, for programmable analogue hardware the Palmo approach is best. 
bTime  needed for solving a signal processing task. 
inherent consciousness, of the market. It is not easy for our approach to outper-
form well established conventional techniques such as SC or even SI. However, in 
a particular application area such as data acquisition, automotive applications, or 
even mobile communications and portable computers, the Pairno approach might 
provide the means to improve performance, which will give a boost to the devel-
opment of our technique. 
The timeliness of our research is good, as indicated by some recent develop-
ments in the semiconductor industry (section 7.3). Furthermore our work corn-
pares favourably to conventional analogue techniques. However, there is still much 
ground for improvements, since the field of Pairno signal processing is just being 
investigated. If the market and other researchers adopt this technique, will be 
clarified in the future. 
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Appendix A 
Palmo FPAA Addressing 
Registers 
8 bit address register 
A7 A6 
—X 
 A4 A3 A2 Al AO 
A1AO 	 > 
A4A3A2 	> 
A7A6 	 > 
Load directly- to- cell data 
Determine the cell (cells are numbered 0 to 7) 
A7 A6 	 PT 11.JCTIflN 
0 X access the cells 
1 0 access interconnect 	Lower data 
1 1 access interconnect 	: Upper data 
Figure A—i: FPAA address register 
This register is used to address the FPAA chip: 
• A 0 and A 1 bits are used for internal cell addressing, to select in between the 
DAC and capacitor array registers. 
• A 2 , A 3 and A 4 determine the cell number. 
• A 5 can be used for accessing the two FPAAs on board. 
• A 6 and A 7 are used to access the global interconnect. 
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Palmo FPAA Addressing Registers 
07 06 D5 D4 D3 02 DI DO 
I jflterCo)flflect Reset 3 
)( 
Ramp 6-7 Int6-7 Int4-5 Ramp 4-5 Input 
data register 
I Lower Ramp 3- E  I interconnect Ramp ((-4 tnt 3-7 Ramp 30 Ramp 2-3 tnt 2-3 Jut 0-I Ramp 0-I mt 0-4 I data register 
Figure A-2: FPAA interconnect registers 
The FPAA interconnect registers control the global interconnect switches shown 
in figure 5-1. 
VN 321sw 16Isw 81sw 41sw 21sw Is RampReg 
xx 321sw 16Isw 81sw 4Isw 21w Is IntReg 
C4 I CH2 CV2 I ci C4 I CH2 I CV2 I ci 
I Ramp Ramp Ramp Ramp Jut 	tnt 	Jut 	Jut 	
CAPReg 
2WI ADDRESSING:  
Al AO 
O 	0 !RAMt' 
O 	1 	JtNT 
I X CAP 
Figure A-3: Typical cell Capacitor and DAC registers 
There are three SRAM registers (addressed by the bits A 0 and A 1 of the address 
register) local to every cell, which store the 'mt  and 'ramp  DAC configurations and 
the capacitor interconnect (figure 5-2 in section 5.3.1). 
Appendix B 
Palmo FPAA Pin Out 
Description Pad # PGA Pad-Type 
ALE 1 B2 CPDI 
Up/Down4 / DO 2 C2 IC 
Int/Ramp4 / Dl 3 BI IC 
Up/Down5 / D2 4 Cl IC 
Int/Ramp5 / D3 5 D2 IC 
Int/Ramp6 / D4 6 Dl IC 
Up/Down6 / D5 7 E3 IC 
Up/Down7 / D6 8 E2 IC 
Int/Ramp7 / D7 9 El IC 
Reset2 12 G3 IC 
INPUT 13 Gi PFPPD 
Pu1se5 14 G2 HC 
Out6 16 Hl 012 
Out5 17 112 012 
Pulse6 18 Jl TIC 
Pu1se7 19 Kl TIC 
Out7 20 J2 012 
Vfixn 21 Ll CPAI 
Vssa 26 K4 CPVSSA 
Vfixp 29 K5 CPAI 
Vcomp 30 L5 PFPTR 
Vssa 32 J6 VSSA 
VDAC 33 J7 PFPPD 
OPAMP 34 L7 PFPPD 
Vdda 36 L6 VDDA 
Outcomp 37 L8 012 
Table B—i. Palmo FPAA Pin out part I 
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Palmo FPAA Pin Out 
Description Pad # PGA Pad-Type 
FiComp 38 K8 
Out3 39 L9 012 
Nin 40 1,10 CPAI 
Vssa 41 K9 CPVSSA 
PIN 43 K10 CPAI 
CompPulse 44 J10 IC 
MinOut 45 Kll 012 
Pu1se3 46 ill TIC 
Int/Ramp3 47 1110 IC 
Up/Down3 48 Hil IC 
Up/Down2 50 GlO IC 
Int/Ramp2 51 Gil IC 
Pu1se2 52 G9 TIC 
Out2 55 Eli 012 
Outi 56 ElO 012 
Pulsel 57 E9 TIC 
Int/Rampi 58 Dii IC 
Up/Downi 59 D10 IC 
Up/DownO 60 Cli IC 
Int/RampO 61 Bli IC 
PulseD 62 ClO TIC 
Reseti 63 All CPDI 
Vssa 65 B9 CPVSSA 
Load 67 A9 CPDT 
Vdd 5V 68 B8 VDD 
Vddh 70 B6 PadCon 
Vss 74 C6 VSS 
OutO 76 A5 012 
Vref 77 B5 PVREF 
Out4 79 A4 012 
Pu1se4 80 B4 TIC 
ResetO 81 A3 CPDI 
Vssa 83 B3 CPVSSA 
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Table B-2. Palmo FPAA Pin out part II 
Appendix C 
Microcontroller Code 
An ATML 80C2051 20 pin microcontroller is used, for controlling the serial com-
munication link between the board and the host PC. The same microcontroller 
downloads the configuration data to the FPGA, during the initialisation proced-
ure. 
C.1 Commands 
There is an on-line help available by the microcontroller software, by pressing 'h' 
or '?'. The commands available to the user are: 
D xx (xx...) : Sents bytes to the DAC 
F xd xa : 	Sents the byte 'xd' to the FPGA address 'xa' 
H or ? : Prints this hepi 
I xa : 	 Inputs P1 
O xd : Outputs 'xd' to P1 
Q : 	 Shuts down the PALMO board. 
R : Reads back DAC registers 
X : 	 Downloads configuration to the FPGA 
( Were 'xi' is a HEXIMAL number in ASCII format) 
C.2 Microcontroller Code 
In the following pages, the reader can find a listing of the code which is downloaded 
into the microcontroller Flash EEPROM. The microcontroller is an Intel 8051 [117] 
compatible chip. The microcontroller code has interesting subroutines to perform 
automatic BAUD detection program the FPGA and configure the DAC. 
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Apr 16 1998 17:07:43 	 Microcontroller 
cmd5 
cjne 	a,#'F',cmdf Download Configuration DATA 
ajmp FPGA To the FPGA 
 
cjne 	a,#' 7 ',cmd7 Print HELP 
ajmp help 
 
cjne 	a,#'H' ,cmd8 ; 	 Print HELP 
ajmp help 
 
cjne 	a,#'R' ,cmd9 Readback from DAC 
ajmp readback 
omd9 
cjne 	a,#'Q' ,cmd_error 
mov DPTR,#byemsg 
acall 	print 




mov dptr,#cmderr_msg 	 If it has come here then there 




prompt: .db "\n\r>",O 
welcome: di, '\rPalmo Board Downloader" 
NLCR: dl, "\n\r",O 
cmderr_msg: .db '\n\rNo such command: 	",O 
byemsg: .d.b "\n\rsye\n\r',O 
helpmsg: .db "\n\n\r' 
.db 	' 	D xx 	(xx...) Sents bytes to the DAC\n\r" 
.db ' 	 F xd xa : Sents the byte 	xd' to the 
dl, 'FPGA address 	'xa'\n\r" 
.db 	' 	 H or ? 	: Prints this hepl\n\r" 
.db 	' I xa 	: Inputs Pl\n\r' 
.db 0 xd : Outputs 	'xd' 	to P1\n\r" 
.db 	' 	Q 	: Shuts down the PALMO board\n\r" 
.db R 	: Reads back DAC registers\n\r' 
.db 	' 	X 	: Downloads configuration to the FPGA\n\r' 
.db 	'\n) Were 	'xi' 	is a HEXIMAL number in ASCllformat)\n\r' 
.db 	'\n\r',O 
XILINX configuration routines 
not—present: mov 	dptr,#no_fpga_msg : Error message because the 







mov 	dptr, #ferr_msg 
acall print 
ret 
xi 1 mx: 





The chars transmied were not 
a XILINX BIT file 
Prins message 
FPGA bitstream starts with 
00,09,OF if the first three 




Apr 16 1998 170743 Microcontroller Code 
Define the I/O pins on the 8051 
.equ done 	90h 
.equ cclk, 	91h 
.equ din 92h 
.equ prog, 	93h 
.egu mit, 94h 
.equ Ml, 	95h 
.equ MO, 96h 
.er4u DACCS, 96h 
.equ OFF, 	97h 
OFF_proS. 88h 
.equ 1dFPGA, 	Oxb3 
.equ AdrPalmo, Oxb4 
.equ DatPalmo, OxbS 
.ecru fclk, 	94h 
org 0 Begin Address after Reset 
limp 	main 





mov SP,#30h Initialize stack Pointer 
mov 	Pl,#Offh Make sure that P1 has the state it 
mov P3,#Offh would have after reset (usefull only 
for use with PAULMON)is OK. 
acall autobaud 





acall print : Clears the screen 
djnz Rl,wlcmLOOP 
mov dptr,#welcome 
acall print Prints the welcome message 
prompt for commands and command interpretation 
commandloop: mov dptr,#prompt :print prompt 
acall print 
getcmd: acall getc ;wait for serial input 




cjne a,#'\r',cmdl Check for 	ENTER 
sjmp commandloop 
cmdl: 
cne a,#'X' ,cmd2 ;If command='X' download 
acall xilinx ;XILINX configuration 
ajmp commandloop 
cmd2: 
cjne a,#'D' ,cmd3 Sent DATA to the DAC 
ajmp setDAC 
cmd3 
cine a, #0' ,cmd4 Set a MC port 
amp output 
cmd4 
cne a,#'I' ,cmd5 Read a MC port 
ajmp input 
Apr 16 198 170743 	 Microcontroller Code 
cjne 	a,#9,file_err 	 Checking for the validity 
acall 	getb 	 of the bitfile 
cjne a,#Ofh,file_err 
;assume the bit file is arriving.. we better 
start the program sequence before the real 
;data starts to show up 
seth 	din 	 Initilalise all inputs 
setb mit And outputs to 1" 
setb 	cclk 	 (Port 1 has floatting Gates 
setb done with Internal 10k pul-ups( 
seth 	Ml 
setb MO 
dr 	prog 	 Send the PROGRAM command 
movrO, #240 	 Which resets and clears the 
djnz 	rO, * FPGA and delay for reset 
jb 	done not_present 
jb mit, not_present 	; Check for Presence of FPGA 
dr 	din 
seth 	prog 	 Set FROG back to high 
to enable programming 
;xilinx bitstream downloader, Paul Stoffregen, Mar 1996 
beta version 0.2 
;opps, screwed up 4000 series download in version 0.1.. fixed now 
;To use this thing just connect the 8051's uart to your 
:serial port (via driver/receiver chip) and attach the 
;five necessary lines from portl to your xilinx chip. 
;Just send the binary .bit file directly to the serial 
;port (at the right baud rate) and this code will remove 
;the bit file's header and download the data into your 
;xilinx chip. There is little to no error checking for 
:3000 series parts, so be careful. 
--Paul Stoffregen (paul9ece.orst.edu ) 
to do: 
-s add status led outputs -download "started" and "finished' 
-> check for another device (xchecker) starting a download 
and go into high impedance until it's finished 
-> add mode input (shown on schematic) and it master serial 
mode is selected general program pulse in response to 
reset pin but then let the serial prom do the work 
-, better messages to host computer in the unlikely event 
someone is using a terminal program and actually reading it 
-> add jumper and extra line to OE/R pin on serial prom and 
support multiple consecutive configurations in the proms. 
-> check that mit signal goes is low before we see it go 
high so the chip-not-connected error can be detected 
instead of just downloading into nowhere and thinking it 
was successful because of pull-up resistors. 
setb 	done 
mov dph, #0 
wait255: 
acall getb 	 Gets byte from the serial link 
inc 	dptr 
cjne a, #255, wait255 	; the REAL data for the FPGA are 
mov 	r2, #0 	 further down the line when the 
sjmp shift data becons a series of "FF" 
next: 	acall 	getb 
inc dptr 	 MAIN FPGA LOOP 
shift: mov 	b, r5 r5,6,7 are used to report an error 
mov r4, b 	 if the INIT line goes high 
mov 	b, rS 
Apr 16 1998 17:0T43 Microcontroller Code 
mov b 
mov b, 	r7 Shifting is needed to update r5-7 
mov b 
mov a 
mov rO, 	#8 Set counter for programming 8 bits 
inc r2 
sh_loop: 
rlc a Rotate to get bit 
mov din,c Output bit 
dr cclk Pulse cclk 
nop delay for the FPGA 
nop 
aeall clkdelay 
setb cclk Stop cclk PULSE 





job mit, 	error Check the INIT line for an 
flop error reported by the FPGA 
nop 
job done, next IF DONE went high the bitstream 
was sucessfully downloaded 
;now that it says it's done, it needs a few more 
;cclk pulses to actually start up. . . 	 see pg 2-29 
;in 1993 xilinx databook. 
setb din in case a 3000 series 	bit file left it low 






djnz rO, 	startup 





ret FPGA initialised 
error: if we get here, it means the xilinx chip pulled 
;init low to tell us it got a checksum error 
mov a, 	#'E' 
acall putc 
mov a, 	#'r' 
acall putc 
acall putc 
mov a, 	#'@' 
acall putc 
mov a, dph ;offset in .bit file where error detected 
acall prhex 
mov a, 	dpl 
acall prhex 
mov a, 	#' 
acall putc 
mov a, 	r4 
acall prhex 
mov a, 	#' 
acall putc 
mov a, 	r5 
acall prhex 
mov a, 	#' 
acall putc 









Apr 16 1pj8 	170743 	 MicrocontroUer Code 
mova, #' 
acall putc 
mov a, r7 
ac all prhex 
mov a, 8' 
acall putc 
ac all putc 
acall putt 
mov a, r2 
acall prhex 
ret 
msg_done: 	.db 	"Done signal went high. "13,10,0 
xilwelcome: .db 13,10, "Xilinx Bitstream Downloader",13,10,0 
no_fpga_msg: 	.db 	"FPGA not present check connections',13,10,0 
ferr_msg: 	.db "Transmited file is not a XILINX 4000 bit-stream", 13 
.db 	10,0 
delay: mov 	r3, #200 
delay2: nap 
mov 	r2, #228 
djnz r2, * 
djnz 	r3, delay2 
ret 
output 
stall rdbyte Get the data byte 





mov DPTR,#outabortmsg 	Report error 
stall print 
ajmp commandloop 
outabortmsg:.db" \n\r0utput aborted !",O 
input 







acall print : Print the help message 
ajmp commandloop 
setDAC: 
acall rdbyte Get the DAC command reversed byte 
jc setDACend If not hex exit 
mov b,a Store temporary the command 
acall rdbyte : Get the data 
jc setDACend if not hex exit 
push ACC : save temporarry the data 
may a,b get the command data 
acall sendflACbyte : sent command 
POP ACC get temporary saved data 
acall sendoACbyte sent data 
setDACend: 
setb DAC_CS restore pins 
setb cclk 
icall commandloop 
Apr 16 1998 17:07:43 Mic roc  ontrojjo#de 
sendDACbyte: 
dr cclk :Prepare 	cclk for transmition 
dr DAC_CS 	:set : Set DAC CS low 
may rO,#8 ;set counter rO for 8 bits 
sendDACbits: rrc a :rotate to get the bit 
mov din,c :output the bit 
setb cclk up-Going clock 
nop 
nap wait for propagation delays 
acall clkdelay 
dr cclk :zero cclk 





mov a,#7Eh ;DAC comand for readback 
acall sendi)Adbyte ;sent readback command 
setb cclk ;sent a dummy pulse needed 
nop ;by the DAC 
nop ;delay 
acall clkdelay 
dr cclk ;end of cclk pulse 
setb din :When a pin is set it can be 
:used as an input 
soy rO,#4 :Set counter for 4 bytes 
rdbckbytes: 
mov rl,#8 set rl counter for 8 bits 
mov a,# 
acall putc ; print space 




mov c,din get bit from DAC 
dr cclk stop the clock pulse 
rlc a rotate a to obtain the byte 
djnz rl,rdbckloop :repeat 8 times for 8 bits 
acall prbyte Print the byte to the Output 
djnz rO,rdbckbytes Repeat 4 times for 4 bytes 





FPGA: ;Sent DATA to the FPGA 
dr fclk 
acall rdbyte ;Get the address byte 
jc ExitFPGA ;if not hex exit 
stall sendFPGA ;sent adress to the the FPGA 
dr 1dFPGA clear the FPGA LATCH for internal adress 
dr AdrPalmo ;Sent the ALE pulse to the PALMO chip 
flop 
flop 
nop ;Wait even longer for PALMO chip delays 
flop 
setb AdrPalmo ;Clear the pulse 
stall rdbyte ;Get the DATA byte 
it EXitFPGA 
acall sendFPGA :Sent it to the FPGA 






Apr 16 1998,171:07:43 	 Microcontroller Code 
flop 
flop 
flop ;long wait 
flop 
setb 	DatPalmo 	;Done senting the byte 




dr 	fclk 	 Prepare fclk fro pulsing bits in 
coy 	rO,#8 	 ;set rO to 8 for 8 bits 
sendFpGAbits: 	nc a 	 ;rotate to obtain the bit 
m 	din,c 	 ;output the bit 
setb fclk ;clock the FPGA 
flop 
flop 	 ;wait 
acall 	clkdelay 
dr folk 	 ;zero the fclk pulse 
djnz 	r0,sendFPGAbits ;Repeat 8 times 
ret 






prbyte: push 	acc 	 save ACC 
swap a swap to prin MSByte first 
ani 	a,#Ofh 	 Mask before printing 
acall prhex Print DIGIT 1 
POP 	acc 	 Restore ACC 
push acc and save it to return with it 
afil 	a,#Oxfh 	 Mask and print DIGIT 2 
acall prhex 
POP 	acc 	 Restore ACC and return 
ret 
print push 	acc 	 Save the ACC value 
print1 mov a,#0 zero pointer to get the first char 
movc 	a,Pa+dptr 	;get the character 
acall putc 	 ;print the char 
inc 	dptr ;increase the pointer 
cjne a,#0,printl 	;if the char is not the end of string 
;'\O' print next char 
POP 	acc 	 restore ACC 
ret 
putC 
job 	scon.l,putc 	;wait until prey byte is send 
mov sbuf,a 	 ;transmit a byte 
dr 	scon.1 ;clear scon for next byte 
ret 
getb: 	jnb 	ri,getb 	;wait until the byte is recieved 
dr ri 	 ;clear flag for ocx byte 
mov 	a,sbuf 	 ;get byte 
ret 
getc 	job 	ri,getc 
dr ri 
mov 	asbuf 	 ;get char 
cjne a,#60h,getc_nEQ check if low-case 
ret 	 char is 1 \60' return 
getc_nEQ: 
jnc 	fixasc 	 if it is low-case goto fixasc  
Apr16 1917U73 
ret 	 ;char is upper case, return 
fixasc: subb a,#20h 	 ;subb 32 to make low-case upper-case 
ret 
prhex mov 	dptr,#HEXDAT 
movc a,@a+dptr 	;get the char ponted by HEXDAT+a 
acall pub 	 print it 
ret 
HEXCAT: .DB 	"0123456789ABCDEF 
rdbyte: 	 ;Reads a byte (2 characters) from the serial link 
on return if failed C is set ( all the other flags 
are undefined 
and ACC contains the ASCII character that came in 
on success C=O and ACC contains the Byte 
)Not a HEX number) 
acall getc 	Get the char 
acall putc 
cjne 	a,#' ,rdbyte.l 	 Skip if it is space 
sjmp rdbyte 
rdbyte_l 
push 	ACC 	Save input (incase of an error) 
acall hexdig 	THe actual transformation from ASCII to the ACC 
swap 	a 	Make the 4 bits MSBits (they were in first) 
mov 123,a 	Save it temporaly 
inc 	a 	If ACC is Oxff there was an error in the HEX no 
jz rdbyterr 
POP 	ACC 	No error occured so input is useless 
acall getc 
acall putc 
push ACC Save input )incase of an error) 
acall hexdig 
cjne 	a,*Offh,exitrdbyte 	Chech Oxff for HEX error 
rdbyterr 
POP 	ACC 
setb c 	Set C to report error the error in HEX no 
ret 
exitrdbyte: 
orl 	a,123 	Fix the returned Byte 
dec SP get rid of the saved input for possible error 
dr 	c 	Report is OK. 
ret 
hexdig: 	 Returns ASCII to hex or Oxff on error 
dr 	C 
subb a,#'O' 	 Subtract 48 from the ASCII input 
jc 	hexdigerr 	If char < 48 report error 
cjne a,4t9,hexdig_l 	Compare input to 9 
ret 
hexdig_l 
jnc 	hexdig2 	;if input > 9 check for A-B-C-D-E-F 
ret ;Char <9 OK. 
hexdig2 
dr 	c 
subb a,#'A'-'O' 	Clear the byte if >= A 
jc 	hexdigerr IF one of chars < 1 0' or <'A error 
add a,#10 	 Put back the 10 which is missing in the number 
cjne 	a,#15,hexdig_2 	Compare to 15 
ret 
hexdig_2 
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hexdigerr: 
mov 	a,#Oxff 	 Error occured return Oxff 
ret 
To set the baud rate, use this formula or Set to 0 for auto detection 
baud_const = 256 - (crystal / (12 * 16 * baud)) 
.equ 	baud_const, 0 	 ;automatic baud rate detection 
;.equ 	baud_const, 255 ;57600 baud w/ 11.0592 MHz 
.egu 	baud_const, 253 	 19200 baud w/ 11.0592 MHz 
;.equ 	baud_const, 252 ;19200 baud w/ 14.7456 MHz 
;.eQu baud_const. 243 	p4808 baud w/ 12 MHz 
to do automatic baud rate detection, we assume the user will 
;press the carriage return, which will cause this bit pattern 
;to appear on port 3 pin 0 (CR = ascii code 13, assume 8N1 format) 
0101100001 
II 	 I 
start bit----+ +--lsb msb--+ +----stop bit 
;we'll start timer #1 in 16 bit mode at the transition between the 
;start bit and the LSB and stop it between the MBS and stop bit. 
;That will give approx the number of cpu cycles for 8 bits. Divide 
;by 8 for one bit and by 16 Since the built-in DART takes 16 timer 
overflows for each bit. We need to be careful about roundoff during 
division and the result has to be inverted since timer #1 counts up. Of 
course, timer #1 gets used in 8-bit auto reload mode for generating the 
;built-in DART'S baud rate once we know what the reload value should be. 
eutobaud 
mov 	tmod, #Oxll 	;get timer #1 ready for action (16 bit mode) 
mov tcon, #0x00 
dr 	a 
mov thl, a 
mov 	tll, a 
mov a, #baud_const ;skip if user supplied baud rate constant 
jnz 	autoend 
autob2 jb p3.0, * 	;wait for start bit 
jb 	p3.0, autob2 
jb p3.0, autob2 	check it a few more times to make 
jb 	p3.0, autob2 sure we don't trigger on some noise 
(b p3.0, autob2 
jnb 	p3.0, * 	;wait for bit #0 to begin 
setb trl 	 ;and now we're timing it 
jb 	p3.0, * ;wait for bit #1 to begin 
jnb p3.0, * 	;wait for bit #2 to begin 
jb 	p3.0, * ;wait for bit #4 to begin 
jnb p3.0, * 	;wait for stop bit to begin 
dr 	tn 	 stop timing 
mov a, tll 
mov 	c, acc.6 	;save bit 6 for rounding up if necessary 
mov fO, c 
mov 	c, acc.7 	;grab bit 7... it's the lab we want 
mov a, thl 
rlc 	a 	 ;do the div by 128 
mov c, fO 
addc 	a, #0 	 ;round off if necessary 
cpl a 	 ;invert since timer #1 will count up 
inc 	a now acc has the correct reload value (I hope) 
autoend 
;mov a,#252 
mov 	thi, a 
xsov tll, a 
mov 	tmod, #Ox2l 	;set timer #1 for 8 bit auto-reload 
mov pcon, #0x80 ;configure built-in uart 
mov 	scon, #0x52 
setb trl 	 ;start the baud rate timer 
;mov 	Pl,a 














By applying power and pressing the "On" button the board turns on. The auto-
matic BAUD detection will calculate the asynchronous communication BAUD 
rate, by pressing "Return" on the host PC. When connection is established the 
welcome message will be printed on the terminal screen: 
Palmo Board Downloader 
> 
The user has to download the XILINx bitstream to configure the FPGA, by 
the use of the 'X' command. Finally the FPMA chip must be set in an idle state 
by the use of the following commands: 
FOl 00 F02 00 F04 00 F05 00 F06 00 
F08 00 F09 00 FOA 00 FOG 00 FOD 00 
FOE 00 F1O 00 Fli 00 F12 00 F14 00 
F15 00 F16 00 F18 00 F19 00 F1A 00 
FiG 00 F1D 00 FIE 00 F80 00 FCO 80 
D.2 Board Schematic Diagrams 
The board schematic diagrams are presented in the following two pages. 
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Figure E-1: Second order Palmo filter implementation—FPGA schematic. It 
includes digital logic to drive the Palmo inputs, signed PWM and Ramp generation. 
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Figure E-2: Tap input configuration 
Figure E-3: signed PWM output 
generation 
IM 
Figure E-4: Ramp generating cell 
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VLSI IMPLEMENTATION OF A PALMO FILTER 
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A new VLSI signal processing implementation technique 
is presented that uses a Pulse Width Modulation (PWM) 
signal representation combined with simple analogue pro-
cessing to produce an electronically-program mable, pro-
cess-tolerant filter building block. The principle benefits of 
this technique include full programmability, reconfigurabil-
ity and testability which makes the technique an attractive 
proposition for VLSI. A 4th order Palms filter is simulated 
and compared with the ideal response to demonstrate the 
validity of this novel approach. Preliminary results from a 
working chip demonstrate the operation of an analogue to 
PVM signal converter and the Pnalrrno integrator. 
1. INTRODUCTION 
This paper presents a new approach to VLSI filter imple-
mentation combining a pulse-based signal representation 
with simple analogue processing. The resultant filter build-
ing block is simple, compact, robust and programmable. 
The ironic operating principles of this novel filter structure 
are presented here together with simulation results from a 
4th order filter section and preliminary results from a VLSI 
device. 
Our interest in filter implementation has arisen from a 
requirement to preprocess data for our pulse ironed neural 
network chips [1, 2. 3], in order to extend their area of 
application. While assessing conventional techniques such 
is digital [4], analogue continuous-tinnre [5, 6, 7, 8] switched-
capacitor (S—C) [9] and switched-current (S—I) [10, ii, 12] 
we realised that a pulse based signal processing approach 
offered distinct, advantages. 
2. SIGNAL REPRESENTATION 
In the pulse width modulated signal representation pro-
1rosed here, the magnitude of a signal is represented b y 
tire duration of a poise, while the sign is determined by 
whether the pulse occurred in the positive or negative cycle 
of a global sign clock. This representation has the advant-
ages that a zero signal value results in the absence of any 
1nrnlses arid that, apart from the global sign clock, there is 
orrly one data brie for each signed irnnise signal. This reduces 
cruise around the zero signal level and reduces the amount 
of interconnect required. 
3. PALMO INTEGRATOR AND SCALER 
A filter may be conrst,rncterl from a mrnrmirer of differential 
integrators (Figure 3a) each having an irirhviririal scaling 
Factor, K.For the purposes of analysis, we shall consider 
the differential integrator arid scaler separately. 
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Figure 1. Palma filter tap : integrator, scaler and 
typical waveform diagram. 
Consider the circuit of Figure 1. The input pulses are 
directed from the pins and miring nodes to either the or 
the _ switch depending on the sign lut. If . is closed their 
charge is dumped onto the capacitor Ci,,, for the duration of 
the pulse AT. If the e. switch is closed, charge is removed 
from Cjon. 
Suppose that a pulse of width AT,, arrives at the input to 
the Palms filter block of Figure i resulting in the closure of 
for time Tj,,. The resultant voltage on the integrating 
capacitor is defined by equation 1. 
(1) 
fit order to generate a scaled output pulse representation of 
this signal, V,,r is compared to a linear ramp voltage. The 
pulse out starts at the beginning of each positive or negative 
ramp and curds when the ramp voltage our the capacitor C,. 
iueconmres equal to the voltage on the integrating capacitor 
Cu,, r . The combination of the comparator, XOR gate and  
the global sign clock ensures the regeneration of the signed 
pulse representation described earlier. 
Wineir the voltage lT,,  becomes equal to the voltage on 
V;;,,,, the comparator output will change state, defining the 
em,1 of the lmmilswiiltir  output,. At this time the voltage on 
the ramp capacitor is 
V, ,. , (1) 	 (2) 
and 	= Vu,.. Equating I ann1 2 yields an expression 
for the scaling factor, K, which is niefnnrenl as the ratio of the 
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Figure 3. (a) Filter implemented using 
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Figure 2. Circuit detail of the charge 
dump/remove stage. 
output pulse width to input pulse width. 
- 	 iSTnai = C 	1fli 
(3) 
Thus scaling is a function of the ratio of two capacitances 
multiplied by the ratio of two currents. The ratio of capa-
citors in equation 3 is fixed at chip design time and can he 
accurately controlled [13] [14] [15]. The currents in equa-
tion 3 can he electrically modified and their ratio can be 
accurately controlled [16] [17] , therefore the scale factorK 
is fully programmable and insensitive to absolute values. 
By allowing aigsals arriving at the plus and raisins inputs 
to be continuously integrated, the resultant output signal, 
out, IS 5 scaled, pulse width modulated representation of 
the integrated signal. 
4. CIRCUIT DETAILS 
As ares from Figure I, the circuit building Works required 
to implement the Prihsio filter tap are simple and common-
place. The critical structure in the implementation is the 
charge dump/remove circuit. 
By using a standard switching arrangement we would 
require relatively large currents (10's of 1zA) and would 
require careful consideration of switching noise. In con-
ventional techniques, a current from a current source is 
switched on and off rising a transistor (or arrangement of 
translators) an a switch. During the switching transition 
a large voltage swing results in chs,ujc injection into the 
data-holding capacitor turin corrupting the data. 
The, circuit techniques used here [18] overcome this prolr-
miii. Instead of switching the current from the current 
ar,nrrce on and off, this circuit switches the actual current 
source on and off. This virtually eliminates charge injec-
tion . 'l'lrs, details of th is are shown in Figure 2. Wirvin _ is 
high, transistor 511 is on, while M2 is off. This enables the 
voltage established on the gate of 513 by current In limit to 
be transferred to the gate of transistor M4, thus discharging 
the capacitor ssitir a constant current ir/hnt. Wireir E- is 
loss, transistor Ml is off, while 542 is sir. The voltage on 
the gate of 514 is now Vas, switching the current source off. 
The sarmrr, principles apply to the top half of the circuit. In 
amnirirlstrorr an rrnirrit current of 5rrA and standard transistor 
inverters were used yet no switching noise was discernible 







tO5 	 list) 
Fnequrscs (115) 
Figure 4. Frequency responses of the, z-
domain transfer function and Palmo Fil-
ter 
5. SIMULATION EXAMPLE 
A filter linus been approximated using this technique and the 
simple Brickri,a,yJ Dsffcreno, transformation between the s 
and z domains. The results from the IISPICE simulation 
of the Palms filter implementation are very close to the 
theoretical z domain response as shows is Figure 4 demon-
strating the validity of the Palms filter technique. Other 
approximations, for example the Bilirierir l,urnsJormuiion 
rrray be rrsplerrrerrted by simply changing the contents of 
the iogrc inioch in Figure 1. 
A fourth order R.LC Brrtterseortir lose pass tiller seitlr a 
cut-off frequency of ]kHz (Figure 3lr) was approximate(] 
ssnrrg the Briu;brin,vI Drffcrs,ncc trannsforrrratiorr between the 
s and z niornrainus, seirere 
(4) 
and seirere -r is tire esrrrphrug interval. The resultant scal- 
ing factors for '1' = lOOpS are Kr = K1 = 0.821, 
= /(3 = 0.34. Using these scaling factors tire filter 
structure of Figure 3a was implemented using the Paltrio 
Filter circuit of Figure 1. The appropriate digital logic to 
generate tire signals E+ and  E- for the RacL,r,ard [.uiffsrsricrr 
trarrsforrriatros are given by the following equations 
E+ =S•PM+S•PM E_=S P . M +S.P.M 
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Figure 5. Analogue to signed PWM con-
version: measurement of input voltage 
against signed PWM output for two 1, 
settings. 
where Sin the dgn dock, P 6 the pins input and M is the 
tuinsi input. 
The frequency responses of the z domain transfer func-
tion, H(z), and the resultant Palmo Filter Implementation 
were calculated. These are shown in Figure 4. The results 
from the HSPICE simulation of the Palino Filter Imple-
mentation are very close to the theoretical z domain re-
spouse. 
6. PRELIMINARY RESULTS FROM VLSI 
At the time of writing, our first Peih,io chip is undergo-
ing initial testing. The results presented here are therefore 
preliminary and it is anticipated that more comprehensive 
results will he presented at conference. Nevertheless, the 
results herein demonstrate the functionality of all the cir-
cuit components described. 
6.1. Analogue to signed PWM conversion 
In order to convert all analogue signal to a signed PWM rep-
resentation, V01 51 in Figure 1 was driven via an analogue 
	
pail from an external voltage source. The 	voltage for 
the rump waveform (Figure 2) was set to a zemner voltage 
reference of 2.7V. The resultant output pulse (out is Fig-
lire I) was sampled lining S digital storage oscilloscope, the 
pulse width measurement giving the magnitude of the out-
put pulse, while tine sigmn of tine muneasniremnent was defined 
by the state of the sign clock. Measureniemnts were taken 
for two I, settings indicating that the scaling factor, K, can 
lie varied. These results are shown in Figure 5. 
6.2. Palms integrator 
The operation of tine Patron integrator is illustrated my 
the oscilloscope traces of Figure 6. 'l'iie top trace is the 
spilt sine wave reconstructed from the signed PWM signal 
sinosn'n in the second trace and generate([ rising the analogue 
to signed PWM circuit described above. 
In order to demonstrate the operation of the integrator, 
the l'V5-I representation of the sins svavc is input to the 
plus signal of the filter (Figure I), while the mimisa input 
is zero. As a precursor to innplennemntiug a Peulmo filter us-
inng the Bilirisxr (vu nisfee, -munhinn, a delay, i,etseeen the plus 
and sinus inputs of Figure I is introduced. This delay is 
introduced in the logic block of Figure 1. The appropriate 
digital logic to generate tire signals E+ and i... for the Si-
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Figure 6. Palms integrator. Top trace: 
reconstructed input sine wave. Second 
trace: PWM input nine wave. Third 
trace: E+. Fourth trace: PWM output 
signal. Fifth trace: reconstructed out-
put waveform. 
+ =P.S.B+M.S.B E_=PS-B+M.S-B 
where S is the sign dock, P is the pine input, M in the 
minus input, and B in produced by the delay. 
The third trace in Figure 6 is the E+ signal, contain-
ing every secondpositise pulse from the integrator input
(second trace). For brevity, the E- inas not been shown. 
The E+ and _ signals we -integrated in tune, resulting in 
the PWM coded output signal shown in the fourth trace 
of Figure 6. The final trace is the output due wave eaton-
strnictenI front the signed PV1'M output of the integrator. 
6.3. Evaluation of preliminary results 
These results indicate that all the individual components of 
the first Palms filter chip are functional. Clearly we are at 
a very early stage in testing, but results obtained so far are 
extremely encouraging and confirm our simulation results. 
Further testiing will concentrate on assessing the linearity 
of the integrator, the programninaieihty of the scaling factor, 
K, and the functionality and performance of filter sections. 
7. CONCLUSIONS 
'l'liis paper presented a new imnetinonl for immnplemnemntimng fil-
ters that is ideally suited to VLSI. Tine Palm. Filter build-
ing Works can Inc used to design any type of sainipled fil-
ter. Signalling between filter stages is performed using di-
gital pulse width signals which are robust, noise-tolerant, 
and easily distributed within and inetseeen chips. Integ-
rator scale factors can be set easily rising a simple ratio of 
currents. Techniques onncln as the dynamic current mnnirror 
may be used to fuse accurate ratios [10]. hlsiung these tech-
niques it is possible to design a 'programmable' filter chip, 
svinicin would include an array of taps. Uniquely, sniCil a Chile 
could be reconfigured to implement any filtering structure 
renuniirenl by the Inner. 
Apart from the obvious advantages of using noise tolerant 
pulses for signal representation, in principle, this approach 
offers advantages compared to conventional switched capa-
citor and switched current implementations. By switching 
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current sources us described above, switching noise is nun-
uniond resulting in smaller operating currents and thus in 
reduced power consumption. This approach is potentially 
faster than switched capacitor techniques for a given tech-
nology - since the sampling frequency is equal to the switch-
ing frequency, while in switched capacitor implementations 
a higher switching frequency is required in order to imple-
ment the resides- 
Forally, the concept may be implemented in analogue or 
digital VLSI using very simple circuit elements that are easy 
to design, and particularly easy to test since in1rut and out-
list signals are digital. 
• The canes f's/mo is derived from the hellenic word [IAIsMOE 
which means puhoebeat, pulse palpitation or series of pulses. 
REFERENCES 
[1] A. Hamilton, A. F. Murray, D. J. Baxter, S. C'liurcher, 
H. M. Reekie, and L. 'rusassenko, "Integrated pulse-
stream neural networks - results, issues and pointers," 
IEEE Trssrusaclions On Neurv.ul Networks, pp.  385-393, 
1992. 
(2] A. Hamilton, S. Churchrer, P. J. Edwards, C. B. Jack-
sort, A. F. Murray, and B. M. Reekie, "Pulse stream 
VLSI circuits and systems: The EPSILON neural net-
work clnpset," International Journal of Neursil Syjs-
terno, vol. 4, pp. 395-405, Dec 1993. 
D. J. Mayes, A. Hamilton, A. F. Murray, and H. M. 
Reekie, "A pulsed VLSI RADIAL basis function chip," 
I,rlenrvulionerl Symposium on Circuits and Systems, At-
lanrtru, May 1996. 
B. Willis— and F. J. Taylor, Electronic Filter Design 
Hunndhrook. McGraw-Hill, 1195. 
M. B. Y. Tsividis and I Khoury, "Continuous-time 
MOSFET-C filters in vlsi," IEEE teems, in Circuits 
S,jut, vol. 33, no. 1635, pp.  125-139, Felt 1186. 
N. I. l<lraclrab and Al. lsrrruil, "RIDS multiplier/divider 
cell for analog VLSI," LEE Electron. Let., vol. 25, 
ut'. 1550-1552, Nov 1989. 
B. Ismail and T. Frez, Analog VLSI signal a,rd inform-
,,tno,m Processing. New York: Mc Craw Bill, 1992. 
B. Barrur and Y. 'I'sividis, "Folly integrated active RU-
filters in MOS technology," ISSCC Digest of Tcc/rnric,it 
P,ipers, vol. 26, I'-  244, 1983. 
iv. ljril,el,aaenr isri,l A. Cictiv,cki, MOS S-C on,] son-
tnniur,u.s tnnusc mnitu:qnenln:ul cins:unt.i ,iud nyu/cress. Berlin: 
Sieriger-Verlag. 1989. 
.1. B. Hughes, I. U. Macbeth, and D. M. Pattrrllo, 
'Ness' ssvitcliesl-cuirren,t integrator," Ebcctronric.r Let-
tens, vol. 26, no. 11, mm, 694-696, 1999. 
[II] T. S. Fret anti 0. .1. AlIstot, "U5l)S switched-current 
ladder tillers," IEEE Jaurni,at of ,fl'oli,l-Stutc Circuits, 
vol. 25, no. 6, PP.  1369-1367, 1990. 
F. L. C. Torrrazo,r and D. Haigh, Analogue IC elcsiqn: 
(5,: curns:nit-nno,lc zpjsrvsrtcFr. Lorislorr: I EE, 1990. 
I'. O'I,cary, 'Practical aspects cii rrrixesl analogue and 
digital deign, " in Circuits air,! systems series 3, I EE, 
1989. 
M. J. M. Pelgronrr, A. C. J. Duiunuaijer, and A. P. C. 
Welbers, "Matching properties of MOS-transistors," 
IEEE Journal of Solid-St ste Circuits, vol. 24, no. 5, 
pp. 1433-1440, 1009. 
J. B. Slryu, G. C. Tenrres, and F. Krurmrmnnenacher, "Ran-
nlornr error effects in matched MOS capacitors and cur-
rent sources," IEEE Journal of Solid-Stale Circuits, 
vol. 19, no. 6, lilt. 948-955, 1984. 
G. Wegnrarirr and K. Vittoo, "Analysis and imnrprove-
nrrenrts of accurate dynamic current nrrrrrorn," IEEE 
Js,rrrrrut of Soti,l-Slalc Circuits, vol. 25, no. 3, pp. 699-
706, 1989. 
T. Five, C. Lianrg, and D. Aliotot, "Switched-current 
circuit design issues," IEEE Journal of Solid-Stats Cir-
cuit,, vol. 26, no. 3, lilt. 192-202, 1900. 
T. Lehmann, "Implementation issues of self-learning 
pulsed integrated mieureal systems," in 13th NORCHIP 
L'onfersncn, (Copenhagen, Denmark), pp.  145-152, 
1995. 
(19] D. H. Philip Allen, CMOS Analog Circuit Design. 




K. Papathanasiou and A. Hamilton, "Palmo signal processing: VLSI results 
from an integrated filter," in The Third IEEE International Conference on Elec-
tronics, Circuits and Systems (ICECS), vol. 2, (Rhodes—Ellas), pp.  832-835, Oc-
tober 1996. 
PALMO SIGNAL PROCESSING: VLSI RESULTS FROM AN 
INTEGRATED FILTER 
K. Paprithunrisiou and A. Hamilton 




In this paper a new signal processing technique 
is presented. This technique exploits the use of 
pulses as the signalling mechanism. This Palmo' 
signalling method applied to signal processing is 
novel, combining the advantages of both digital and 
analogue techniques. To demonstrate the inherent 
suitability of the technique to programmable ana-
logue implementations, a Pulmo Miller integrator 
was implemented. The circuits, distortion and noise 
analysis, as well as results from a VLSI device are 
presented in this paper 
1. INTRODUCTION 
A new electronics sector is about to emerge in 
the area of programmable analogue VLSI for rapid 
prototyping and manufacturing of systems [1, 2]. 
With such a reconfigurable clap several mar-
kets/customers can be targeted simultaneously 
with obvious benefits in terms of both volume of 
sales and reduced time to market. These imple-
mentations use standard Switched-Capacitor (S-
C) [3] or Switched-Current (S—I) [4, 5, 6, 7] tech-
niques for their analogue cells. Yet we believe that 
for such implementations new techniques should be 
applied is order to overcome some of the limitations 
posed by S—C or S—I. 
This paper presents a new approach to VLSI sys-
tem implementation combining a pulse-based sig-
nal representation with simple analogue processing. 
Palm,, signal processing exploits a 
digital 
 pulse sig-
nal using, for example, modulation of the width of 
the signal, to represent analogue quantities. Com-
munication of signals between processing blocks is 
therefore by robust. iligital pulse width modulated 
signals, while processing within blocks is performed 
using compact analogue circuit techniques. As it 
will be demonstrated in the rest of this paper the 
combination of pulse based signalling and analogue 
processing can result in simple, programmable cir-
cuits for signal processing that are ideally suited to 
Field Programmable Analogue Arrays (FPAAs). 
Our interest in Prilmosignal processing has arisen 
from a requirement to preprocess data for our pulse 
his_sell neural network chips [8], in order to extend 
their area of application. A Pah,io filter test 
clap [9] has been fabricated, using CMOS tech-
nology, results and analysis from this device are 
resented here. 
The name Pol,su is ,hvriveit fr,,nl the Hellenic word 
FIAAMOE whisk means pulsebeai, pulse palpitation or 
series of pulses. 
_flt, 
Figure 1. . PaImma filter integrator and typical 
waveform diagram 
2. FILTER BLOCKS 
Fundamental to the implementation of active RC 
filter structures is the Miller integrator. This ele-
mentary filter tap has two inputs, plus and minus. 
The signal at the minus node is subtracted from 
the input at the plus node and the result is integ-
rated in time. The output from the integrator is 
scaled by a factor K. It is this functional building 
block that we have implemented using pulse based 
signal processing techniques. 
2.1. Signal representation 
Our novel approach uses pulses to represent the 
input signals [10, 11]. In particular we are invest-
igating the use of Pulse Width ft1'odul,itron . The 
magnitude of the signal is represented by the dur-
ation of the pulse, while the sign is determined by 
whether the pulse occurred in the positive or negat-
ive cycle of a global sign clock. Therefore a positive 
signal of a value 'A' is represented by a pulse which 
is 'high' for during the positive cycle of 
the sign clock, and a negative input value of '—A' 
by a pulse which is 'high' for T10,i,. during the 
negative cycle of the sign dock. 
This representation has the advantages that 
without initiating any significant delay, a zero sig-
nal value results in the absence of any pulses (in 
either the 'high' or the 'low' hlrriolt of the sign clock) 
and that, apart front the global sign clock, there is 
only one data fine for each signed pulse signal. This 
reduces the amount of interconnect required. 
2.2. 	P,ilmo Integrator 
Consider the circuit of Figure 1. The input pulses 
are directed from the plus and minus nodes to either 
the or the _ switch depending on the sign hut. 
If . is closed then charge is illlmnpelh onto the capa-
citor Ci,,, for the duration of the pulse A T. If the 
_ switch is closed, charge is removed from C,,,m. 
The charge accumulated on the integrating ca-
pacitor is then compared with a ramp (sixth 
trace in figure 2 - V(,-,.). The combustion of the 
comparator, XOR. gate and the global sign clock 
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Figure 2. Palms filter tap : integrator, scaler 
and typical waveform diagram. 
ensures the regeneration of the signed pulse repres-
entation described earlier. 
2.3. Palms Miller Integrator 
In a Miller Integrator the input at the pins node 
is delayed by one clock period to the output. The 
input at tine 010111.5 is inverted and delayed by one-
half clock period to the output. This initiates the 
need for a delay clock (B). Tile function of the 
proposed Pn/ono analogue cell (figure 2) is defined 
by the digital logic block which drives the + and 1..... 
switches. The appropriate digital logic to generate 
the signals E+ and _ in order to ilnplelneot a Miller 
Integrator are gives by the following equations 
=P .5.5+ M . S B 
E 	,P. 5. B + M . S. B 
seilere S is tine svj, clock, P is the ;nlin.s unliut, Al is 
the vrnunU.l input, and B is produced by the delay. 
By the use of this digital logic the charge accumu-
lated 00 the integrating capacitor during one cycle 
(c.'101) IS given Ii)' equation 1 
	
AQcon(e) = IOil (ATm111 	- 17noo1) 
(1) 
The voltage (Vc 01 ) on the integrating capacitor at 
tile ellA of an integrating cycle IS given by the fol-
lowing equations: 
+ 
ICS1I A7,,1 0 ., 	 - 
= 	 - 
Tine voltage (V01,,, ) ;ncc,nllllnlateil on the illtegrat_ 
IlIg n:apacntor (figure 2) iscull Pared with the ramp 
(Vc,. ) in n,nler to regenerate the pulsed output. 
When the voltage V0, hecOmnles equal to the voltage 
on C1,0 , the comparator output will change state, 
defining the dill of the plllse-rol,ltin Oiltpnit. In this 
I urIc the voltage on the ratmni, capacitor is 
Vc,(t) 	LiT001 
a  Vc, o , = Vs ,.. thus: 
= 	




Figure 3. Circuit detail of the charge 
dump/remove stage. 
In the well established S-C active BC filter un-
Illelnentatuon a switched-capacitor replaces R. The 
transfer function of the S-C Miller integrator with 





It is noticeable front equations 2 and 3 that the 
proposed Palono basic building block and the S-C 




Because of this similarity exioting S-C synthesis 
techniques and tools can be applied to the Palms 
realisation. On the other hand it is very import- 
ant to mote that scaling (K) is a function of the 
ratio of two capacitances llnultiplied by the ratio 
of two cnnrrents, resulting In greater dynamic range 
of filter coefficients, compared to conventional S-C 
(or S-I) tecinniques. Since the ratio of capacitors in 
equation (4), can be modified by switching between 
the elements of a capacitor array, and the ratio of 
tine currents can be electrically Inonlifieti, with suffi- 
cient accuracy; it is realised that the scale factor K 
is fully programmnm,nai,le and insensitive to absolute 
3. NOISE 
The Ilnaili source Of InosSe in tine j'ui,,ia circuit io 
switching noise from the current dnnnnnln-rennove cir- 
clnnt. 	Yet as exnIoimnel ill [12, 0] this noise is 
llI In,iillal. 	un conventional tecinmnsuec,acurrent 
frommn a current source is switched on and nnlf us-
ing a transistor (or arrangement of transistors) as 
a switch [6, 7, 13, 14]. During the switching trans-
itiol, a large voltage swing results in charge injection 
into the data-holding capacitor tinnls cnlrrinlntilng the 
data. In our circuit (figure 3) the sourcing transist-
ors of the current mirrors (hip and Mn) are turned 
on and off, ssvutcinnlng the actual current source on 
an([ off. This virtually eliminates charge injection. 
In simulation all input current of fnnA and stand-
ard transistor inserters were nnse,i yet no switching 
noise seas nlncernih,le at the onitpnit. 'rest-chip res-
unIts s'erif' these simulations. 
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Figure 4. Harmonic Distortion A) Compar-
ator inverting stage B) ma(s) C) Minimum 
pulse effect (1(r)) D) Output distorted sig-
nal 
3.1. Harmonic Distortion 
The non-ideal effects of the input-offset voltage 
of a typical comparator would generate offsets at 
the output of the Polmo circuit. While propagation 
delays could result in Harmonic Distortion. 
Considering the differential stage of a standard 
comparator, we can assume that the biassing cur-
rent (isi) flows in one side of the stage or the other 
(if the differential stage is sufficiently unbalanced). 
Therefore it can he assumed that the parasitic load 
capacitor of the inverting stage (C00 is figure 4A) is 
charged or discharged through a constant current, 
giving approximately the name rise and fall times. 
However for the inverting stage of the comparator 
(figure 4A) there is a significant difference between 
the positive and negative going delay times. As-
suming that the biassing currents are constant the 
positive delay t ime (T+) is given by the following 
equation: 
CL' VTRP — VSS 
While the negative going delay (T_) time is: 
= CL - V00 —Vnp 
17 
Where Vjs,' is the t rip es)tuqc of the inverting 
stage. These differences between the positive and 
negative delay times - introduce the effect of adding 
5 constant delay of AT,,,,. = 	- T_ (figure 4) 
to the positive signals; ishile the saoie delay 
is subtracted from the negative ones, because of our 
signed pulsed representation. This rsiriirsnrs pulse 
(T, 5 ) effect results in the signal of figure 4D. 
The Fou,','crcosiiir series of the output signal (fig-
ire 4D) is equal to the sum of the Fourier series of 
the two signals shosvn in figures 4 B and 4C thus 
= )scss(z) + iso + ui n:ss(s: ) + ,s 2 css(2x) + 
Where 
an =f"f(r)di:iz 
- 	 (5) 
Os = 	 j0 f(x) css(rir.) It = (_ l+i it 
The Total Harmonic Distortion (THD) due to 
the propagation delay of the comparator is derived 
from, u 5 in (5), for n = 2, 3.4, ,,, therefore: 
THD, = y(lyi+)i+(l)s+ 	
(0)  
Figure 5. Pul,rio Integrator linearity. 
Where 1A is the magnitude of the signed PWM co-
sine input and p is the size of the minimum pulse 
(Ts). 
As shown in equation (2) capacitor or cur-
rent mismatches generate K mismatches or offsets. 
However these mismatches do not generate distor-
tion. On the other hand mismatches between the 
transistors Mn, Mp of figure 3 will distort the out-
put signal, The Fourier transformation of this sig-





Where I,,, J, are the cur rents driven by the tran-
sistors Mn, Hp. For small values of THD and 
'i'll D2 the Total Harmonic Distortion of the Pslmo 
circuit can be approximated by adding (6) and (7), 
thins THD ssTHDm +THD2. 
4. RESULTS FROM VLSI 
Our first Pulnao filter chop is currently being 
tested and all circuit elements are operating as she-
scribed. 
4.1. Integrator linearity 
The graph of figure 5 shown the linearity of the 
Palms filter for various K factors, Is out test chip, 
(liv capacitors are fixed while the current sources 
are driven externally, therefore the output of the 
integrator is dependent upon Imc,  since I, is con-
stant. The results displayed in figure 5 were taken 
by applying a number of constant pulses to the 
I'slrus integrator and uieassrisg the output. The 
the output pulses (out is Figure 2) were samnphesl 
using a digital storage oscilloscope, the pulse width 
mmieasurement giving the magnitude of the pulse, 
while the sign of the measurement was defined by 
the state of the sign clock. 
4.2. Palms filter response 
In figure 0 the response of a first order Butter-
ssorth filter with a cut-off frequency of 800Hz and 
a sampling frequency of 8020Hz is presented and 
it is compared to the ideal. Unfortunately because 
of the nature of the test chip there is mismatch 
between the external currents. Yet it is obvious 
that the differences between the measured and ideal 
characteristics are small. 
Though our test chip was designed to work at a 
much higher sampling frequency, our present test-
ing equipment limits the measurable frequency. We 
plan to investigate higher frequencies and bigger fil-
ter arrays. 
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4.3. Measured THD 
A cosine input of 86011z was presented to the first 
order Butterworth filter mentioned earlier. The 
output of the filter was sampled by the use of a di-
gital scope. The output data was transformed into 
the frequency domain by the use of a 1024 point 
FFT. From the resultant spectrum aTHD = 086% 
seas calculated 
If the sampling frequency increases, the integrat-
ing and ramp currents will be forced to increase 
as well, resulting in smaller matching errors and 
thus decreasing THD5 . However THD I will in-
crease since the pulse AT, 5 1 0 will increase com-
pared to the maximum output pulse. The reverse 
effect takes place when the frequency decreases. 
Therefore the THD is expected to remain stable 
over a considerable range of frequencies, because 
THD = THD1 +THD5; though further investiga-
tion is needed to verify the above assumption. 
5. CONCLUSIONS 
This paper presented a new method for inipiement-
rug filters that is ideally suited to VLSI. The Palmo 
Filter building blocks can be used to design any 
type of sampled filter. Signalling between filter 
stages is performed using digital pulse width sig-
uials svluchi are robust, noisy-tolerant, and easily 
distributed senlun and between chips. Integrator 
scale factors can be set easily and can he modi-
fied ilynammncally. Techniques such as the dynamic 
current mirror may be used to give accurate ra-
tion [14]. tfsusg these techniques it is possible to 
design a 'irrogrammable' filter chip, winch would in-
dune on array of taps. Uniquely, such a chip could 
be reconfigured to implement any filtering structure 
required by the user. 
The circuit presented in this paper may he used 
to implement a range of signal processing functions 
Be changing the digital logic block in the circuit 
of figure 2 it is possible to realise the same lrrnlni-
rig block as a scaler, multiplier, analogue memory 
block or cues a iron-linear building block. It is oh-
s'ronrs (list because of the use of pulses as the sig-
nalling mechanism a new analogue cell was imply-
nested sertir unique advantages and an extended 
application field. The promising results together 
seitir some improvements that we are investigating 
for future testing chips (incorporating reconfigur-
aisle capacitor ratios and better current matching); 
demonstrate that the use of praises in VLSI circuits, 
could become an alternative inetirorl for program-
mable analogue signal processing. 
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NOVEL PALMO' ANALOGUE SIGNAL PROCESSING IC 
DESIGN TECHNIQUES 
K. Papathanasiou and A. Hamilton 
Department of Electrical Engineering, University of Edinburgh 
1 Introduction 
Following the success of Field Programmable Gate Arrays (FPGAs) in implementing custom digital 
designs, the use of Field Programmable Analogue Arrays (FPAAs) [1, 2, 31 is about to offer similar 
benefits for rapid analogue circuit prototyping. Since analogue circuits are difficult to design, layout 
and test, FPAAs are likely to emerge as a significant new market sector. 
The circuits proposed for these new FPAA devices use conventional - predominantly switched-
capacitor (S-C) - techniques. This imposes limitations on the application area of the new concept. 
The authors believe that novel circuits should be introduced to programmable analogue VLSI to 
enhance the novel FPAA approach. 
Pairno signal processing is a new alternative to traditional switched-capacitor and switched-
current analogue signal processing techniques. In the Palrno processing technique the analogue input 
signal is represented by a series of modulated digital pulses rather than a voltage or current. This 
signal representation is robust, easily distributed, regenerated and rerouted in a chip and is inherently 
low power. This signal representation opens up new opportunities in programmable analogue circuit 
implementation where all interconnect is digital and all signal processing is performed by fast, compact, 
parallel analogue circuits. 
This paper presents new Patron circuits connected as an elementary filter tap, consideration of 
switching noise and analysis of harmonic distortion, results from a VLSI test chip and suggested 
improvements for a new chip. 
2 Field Programmable Mixed-Signal Arrays 
The readily available Field Programmable Mixed-Signal Arrays (FPMA) are hybrid chips combining 
analogue and digital cells. The digital cells are standard FPGA circuits, while the analogue array is 
usually a standard S-C circuit. The operational amplifier, local and global interconnect have been 
carefully designed in the light of potential applications. The interconnect will have been carefully 
laid-out in order to avoid noise from the digital circuits or the switches distorting the analogue signal 
voltage. A digital interface is needed between the digital and the analogue cells, whose use is mostly 
unidirectional (in order to drive the 5-C switches). 
The Patron implementation of a FPMA offers distinct system level advantages over S—C tech-
niques. Since analogue signals are represented by digital pulse width modulated signals there are no 
restrictions imposed upon signal routing, as the digital signal has  natural high noise immunity. No 
special interconnection is needed in order to drive the analogue cells from the digital array as program-
mable interconnect and cell parameters may be set very simply using static RAM. Since the Pairno 
circuit clues not need an operational amplifier it is possible to realise simple low-voltage, low-power 
implementations.  
Tire name Pains,, is derived from the Hellenic word HA/i MOE which means pulsebeat, pulse palpitation or series 
of pulses. 
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3 Signal Representation 
The focal point of the proposed l'alrno Signal Processing is the pulsed representation of the analogue 
input signals. Pulses are easily regenerated, stored in short term analogue memory, and modified. 
Since pulses are digital signals they are robust, noise-free and easily distributed among and within 
Chips. 
Our novel approach uses pulses to represent the input signals [4, 51. In particular we are investig-
ating the use of Pulse Width Modulation , since it gives unique advantages in both noise and frequency 
of operation. The magnitude of the signal is represented by the duration of the pulse, while the sign 
is determined by whether the pulse occurred in the positive or negative cycle of a global sign clock. 
Therefore a positive signal of a value 'A' is represented by a. pulse which is 'high' for (luring 
the positive cycle of the sign clock, and a negative input value of '—A' by a pulse which is 'high' for 
during the negative cycle of the sign clock. 
This representation has the advantages that without initiating any significant delay, a zero signal 
value results in the absence of any pulses (in either the 'high' or the 'low' period of the sign clock) and 
that, apart from the global sign clock, there is only one data line for each signed pulse signal. This 
reduces the amount of interconnect required. 
4 Palmo Building Blocks 
Fundamental to the implementation of signal processing circuits are the adder-integrator short-
term memory and the multiplier-scaler. It is these building blocks that we have implemented using 
analogue VLSI techniques. 
4.1 Adder-Integrator-Memory 
A capacitor is an elementary memory cell. The charge accumulated oil the capacitor (figure I) can 
he controlled by the switches 	and 	. A positive signed input pulse is diverted by the digital logic 
and closes the switch 	, for the duration of the pulse 	this dumps some charge on the capacitor 
given by the following equation: 
= Ii.t . 
The capacitor may therefore act as a memory, storing charge as a result of an incoming pulse or as an 
integrator, integrating charge resulting from the arrival of a series of pulses. 
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Figure 2: Palrno filter tap : integrator, scaler and 










In order to convert the voltage on the integrating capacitor into a pulse, we compare the voltage C it 
to a ramp voltage waveform generated with a circuit similar to that shown in Figure 1. The resultant 
output pulse is multiplied or scaled by a factor controlled by the product of a ratio of two currents 




The complete circuit is shown in Figure 2. 
4.3 	Palmo Miller Integrator 
In a Miller Integrator the delay between the input at the plus node and the output is one clock period 
while the input at the ,ninus node is inverted and delayed by half a clock period. Therefore a delay 
clock (B) is required. The appropriate digital logic to generate the signals -- an(] in order to 
implement a Miller integrator (figure 2) is defined in time following equations :- 
= p. ,ç. 7 + Al S. B 
S 	+ M . .5 . B 
whets .9 is the sign chock, P is the plus input, Al is the minus input, and -B is produced by the delay. 
The resultant Z domain transfer characteristic is discussed in [6] and given by equation (I). 
- C. [in , AT,u eezi - AT1,, ,, z_ 11 2 A T O,ti 1 	
lz 	 (1) 
It is noticeable front equation I that the proposed Plnio basic building block and the S-C Miller 
integrator have identical transfer functions. 
Because of this similarity existing S-C; synthesis techniques and tools cal l  lie applied to the Palnio 
realisation. Iii the Ppil,,io implementation scaling (K) is a. function of the ratio of two capacitances 
multiplied by the ratio of two currents, resulting in greater dynamic range of filter coefficients, coni-
pared to conventional S-C (or S-I) techniques. Since the ratio of capacitors in equation (I), cal l  he 
niodified by switching between the elements of a capacitor array, and an accurate current ratio may 
he electrically modified, the scale factor K is fully programmable acid insensitive to absolute values. 
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Figure 4: Total Harmonic Distortion 	Figure 5: Palvno Integrator linearity - results 
from the test chip. 
5 Switching Noise 
The main source of noise in the Palmo circuit is switching noise from the current dump—remove circuit. 
Yet as explained in [7, 8] this noise is minimal. In conventional techniques, a current from a current 
source is switched on and off using a transistor (or arrangement of transistors) as a switch [9, 10]. 
During the switching transition a large voltage swing results in charge injection into the data-holding 
capacitor thus corrupting the data. Iii our circuit (figure 3) the sourcing transistors of the current 
mirrors (Mp and Mn) are turned on and off, switching the actual current source on and off. This 
virtually eliminates charge injection. In simulation an input current of 5nA and standard transistor 
inverters were used yet no switching noise was discernible at the output. Test-chip results verify these 
simulations. 
5.1 Harmonic Distortion 
The non-ideal effects of the input-offset voltage of a typical comparator generate offsets at the output 
of the Pairno circuit. Comparator propagation delays result in Harmonic Distortion as discussed 





Whole p, is the magnitude of a. signed PWM cosine input and v is the size of the minimum pulse 
due to the non-ideal nature of the comparator. Differences in the two current sources which 
charge and discharge the integrating capacitor result in a second HD component, HD2 , given by 
equation 3. 
2.1 
Where Ii,, I are the charging and discharging current sources respectively as shown in figure 3. 
Figure 4 allows plots of 111)1, H D2 and Total Harmonic Distortion (THD = HD 1 + HD2 ) calcu-
lated Imsuig equations 2 and 3 and measured parameters from the test chip. At the tileie of writing, a 
single measurement of THD from this test chip has been made. A THD = 0.86% was measured at a 
sampling frequency of 8620Hz, as shown in Figure 4. 
is our graph, distortion introduced by the comparator is liomnimmallt at high frequencies where the 
comparator delays become comparable to the sampling rate. Conversely, distortion (lIme to current 
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Figure 6: Programmable Pairno Filter Response - results from the test chip with cut-off frequencies 
of 860Hz and 2kHz. 
matching dominates at low frequencies due to the use of small and therefore less well matched integ-
rating currents. On initial inspection, a THD of 2% for the Palmo filter compares favourably with a 
figure of 2.5% for early switched-current circuits [10] but not so favourably with a figure of 0.4% [2] 
quoted for a more mature S—C FPAA cell. 
We anticipate considerable improvement in these THD figures for the next generation of Palmo 
circuits. These may he achieved by improving the current sources on chip by using cascode stages for 
example, and by investigating fast comparator circuits. 
6 VLSI Results 
A first test chip has helped us identify the limitations of the current circuit building blocks and allowed 
us to develop a new device to be fabricated in the near future. Here we present the results from that 
first test chip. 
Time graphs of figure 5 shows the linearity of the Palino filter for various K factors. In out test 
chip, the capacitors are fixed while the current sources are driven externally, therefore the output of 
the integrator is dependent 111)011 fit, since I is constant. The results displayed in figure 5 were taken 
by applying a number of constant pulses to the P1nmo integrator and measuring the output. The 
output pulses (out in Figure 2) were sampled using a digital storage oscilloscope, the pulse width 
measurement giving the magnitude of the pulse, while the sign of the measurement was defined by 
the state of the sign clock. 
6.1 Palmo filter response 
In figure 6 the response of two first order Butterworth filters with cut-off frequencies of 860Hz 
amid 2KHz are presented and compared to the ideal. Due to minor problems with the test chip 
there are mismatches between the ideal and actual filter characteristics. These results illustrate the 
programmability of the filter. We intend to construct an array of Pcilnmo cells that may he programmed 
and reconfigured dynamically using an FPCA. This will allow us to implement higher order functions. 
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7 Conclusions and further work 
This paper has introduced and analysed a novel technique for implementing programmable analogue 
hardware. Novel programmable Polrno circuits have been introduced which have low switching noise, 
low THD, and may be configured to perform many signal processing functions. An initial test chip 
has demonstrated the viability of the approach and aided in understanding the practical application 
of the technique. This has led to new ideas for the implementation of the Palrno building blocks 
to reduce THD and improve overall programmability and performance. Such circuits are ideal for 
analogue FPAA cells. 
The new [-'alma circuit blocks have a dedicated 6-bit current DAC and 3-bit programmable 
capacitor array giving 9-bits of programmability per cell. Cell interconnect to local neighbours or 
to pads further enhance programmability and highs frequency performance. Dedicated static RAM is 
used to store the cell parameters and interconnect - which may also be dynamically reconfigured. A 
new improved comparator is under development to dramatically reduce harmonic distortion at high 
frequencies. These circuits are currently being designed and a new chip is to be fabricated in the near 
future. 
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Abstract—This paper describes a pulse based signal 
processing technique for VLSI implementation of fully 
progranunable analogue arrays. A pulse width modula-
tion signal representation and a basic Palmo' analogue 
cell are introduced. The equivalence of the Palmo cell to 
a switched capacitor building block is demonstrated and 
the sources of harmonic distortion are discussed. VLSI 
results showing 1st, 2nd, 3rd order IIR filters and a 24th 
order FIR filter are presented. Improvements for a fully 
programmable analogue array currently under testing are 
discussed. 
I. INTRODUCTION 
Recent advances in the implementation of Field Pro-
grammable Analogue Arrays (FPAA's) have generated 
considerable interest in circuits for programmable ana-
logue systems [1]. This paper presents a novel strategy 
for the implementation of FPAA's using a pulse based 
signal processing technique, ideally suited to VLSI, that 
overcomes some of the restrictions of conventional strate-
gies. 
Continuous time circuits have been proposed that al-
low an analogue design to be broken down into a sub-
set of smaller instructions from an analogue instruction 
set [2]. Log arid anti-log circuits are used so that mul-
tiplication, division and raising to a power may be im-
plemented by simple arithmetic circuits. Some functions 
require additional components external to the chip [3]. 
A classic parasitic-insensitive switched-capacitor integra-
tor stage has been used to implement a signal processing 
cell which may be programmed using an arrangement of 
switches and capacitors [41, [5]. Current-mode FPAA cir-
cuits have also been proposed [1]. 
An FPMA combines digital FPGA and analogue FPAA 
cells on a single chip with an analogue/digital interface 
between the two arrays. The interface between the ana-
logue and digital sections of the FPMA requires specially 
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Putmo is derived from the Hellenic word fIAAMO0 which 
means pulsebeat, pulse palpitation or series of pulses. 
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Fig. 1. Block diagram of basic Palmo cell (IA). Integrator details 
(1B) 
designed analogue-to-digital and digital-to-analogue con-
verters. Interconnection between analogue cells is pre-
dominantly local - global interconnect requires circuits 
with high drive capability and results in increased noise. 
The mixed signal design environment introduces con-
straints in the layout and testing of conventional FPMA 
circuits. 
II. A NOVEl, PULSE BASED SIGNAL PROCESSING 
TECHNIQUE: 
Our novel signal processing approach encodes ana-
logue information by modulating a digital pulse waveform. 
While the signals distributed between processing cells are 
digital pulses, the signal processing within each cell is per-
formed using analogue circuit techniques. 
The pulsed signal representation combines the virtues 
of both analogue and digital domains. Pulses are digi-
tal signals. They are noise tolerant and therefore robust. 
Pulses have a high drive capability over long distances 
and may be easily distributed within and between chips. 
Pulsed signals are inherently low power. Pulsed signals 
can be manipulated with digital circuits for signal rout-
ing or to perform mathematical functions using primi-
tive logic gates. Pulsed signaling is viable in low voltage 
sub micron processes. Pulsed signaling results in compact 
analogue circuits which may be integrated in large num-
bers in a standard digital process. Many different pulse 
Fig. 2. Implementation of  Palms FPAA cell. 
V. THEORETICAL CONSIDERATIONS 
Publications 	 178 
modulation techniques are possible including Pulse Fre-
quency Modulation and Pulse Width Modulation (PWM) 
both of which have been used in neural network VLSI [6], 
[7]. 
FPMA circuits are easier to design, layout and test 
using pulsed analogue signal processing than those de-
signed using conventional signal processing techniques. 
For example, PWM signals allow a simple pulsed ana-
logue/digital interlace in an FPMA architecture. PWM-
to-digital conversion may be performed very simply using 
an N-bit digital counter enabled by the pulse signal and 
clocked at a suitably high frequency. The resultant N-bit 
value in the counter represents the analogue information. 
Digital-to-PWM conversion may be performed by parallel 
loading an N-bit digital number into a counter and down-
counting to zero. The length of the down-count period 
represents the output pulse width. 
Ill. PULSED SIGNALING MECHANISMS 
Most signal processing applications are performed by 
the use of an integrator, a differentiator and a scaler. Fil-
tering, FFT, even adaptive filtering algorithms scale the 
output by a constant factor K, which might very in time. 
Integration and differentiator is performed by a capacitor 
in all analogue techniques while there are many different 
analogue scaler implementations available. 
In our case it is possible to realize alternative scaler im-
plementations depending upon the pulsed signaling mech-
anism which is used. Pulsed Frequency Modulated (PFM) 
signals can be multiplied by a single AND gate, provided 
that the input signals are statistically uncorrclated. Nev-
ertheless the maximum frequency of operation of a PFM 
circuit is very slow for most applications. Pulse Width 
Modulated (PWM) signals on the other hand are much 
faster and suitable for real-time implementations. In our 
case an Sign-Magnitude PWM signal is used were the Sign 
is defined by a global clock and the magnitude by the 
width of the pulse. 
IV. PROGRAMMABLE PALMO VLSI DEVICES 
Programmable digital logic may be used to manipulate 
the pulse width modulated signals arriving at the basic 
Palmo cell before they reach the . and switches of 
the integrator (Figure IB) [8]. Signal routing between ba-
sic Palmo cells may also be controlled by programmable 
digital logic. In the two devices reported hero, an array 
of basic Palmo cells has been implemented on chip and 
all the programmable digital logic has been implemented 
on a separate FPGA. The scaling factor, K, may be indi-
vidually set for each basic Palmo cell and is defined as a 
ratio of capacitors multiplied by a ratio of currents. The 
use of a product of capacitor and current ratios makes 1< 
insensitive to process variations. 
Appropriate selection of digital logic to drive the + 
and the . switches in Figure lB allows the implemen-
tation of a Miller integrator which is directly equivalent 
to the switched-capacitor implementation. The transfer 




where iT01,, and Tm inn, are the input pulse widths at 
the differential inputs to the integrator and AT,, 05 is the 
integrator output pulse width [9]. 
Harmonic distortion in the basic Palmo cell comes from 
the non-ideal nature of the comparator and of the inte-
grator [10]. It is the propagation delay of the comparator 
which introduces harmonic distortion to the signal. Non-
equal comparator rise and fall times make the width of the 
pulse at the output of the comparator longer or shorter 
than it should ideally be. This therefore represents a dis-
tortion to the magnitude of the signal. 
This Harmonic Distortion (HD 1 ) component is given 
by equation 2. 
+ ()2 + (L)2 + 
	
If D1 = 	 ( 2) 
4,, 
Where p is the magnitude of a signed PWM cosine input 
and v is the size of the minimum pulse (ATmjn) due to 
the non-ideal nature of the comparator. 
Differences in the current sources which charge and dis-
charge the integrating capacitor result in a second HD 
component, HD2 , given by equation 3. 
4 	3 	15 	35 
HD2 =— , , ( 3) 
hr 
Where I,,, I,, are the charging and discharging current 
sources respectively as shown in Figure 18. 
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Fig. 3. Ciesnped comparator with positive feedback. 
Distortion introduced by the comparator is dominant 
at high frequencies where the comparator delays become 
comparable to the sampling rate. Conversely, distortion 
due to current matching dominates at low frequencies due 
to the use of small and therefore less well matched inte-
grating currents. 
VI. PALMO FPAA IMPLEMENTATION 
After demonstrating the practicality of using pulsed sig-
nals to implement analogue circuits, with first test de-
vice [8]-[10], a second programmable chip with regard to 
programmability and applicability was designed. 
This device has an analogue to PWM converter, a 
PWM to analogue converter and 8 basic Palmo cells. Each 
of these Palmo cells has a programmable capacitor ratio 
(3 bit) and two on-chip current DAC's (6 hit) to control 
the current ratio. Each Palmo cell therefore has an elec-
tronically programmable 9 bit scaling factor and electron-
ically programmable interconnect via the separate FPGA. 
Finally there is programmable analogue interconnect be-
tween the Palrno cells and two analogue I/O pins. 
A typical Palmo cell of the new device is shown in 
figure 2. The current from the current DAC is driven 
through the Ramp/Jut CMOS switch to either the inte-
grating or the ramp capacitor [8]. The capacitors can be 
selected from a fully interconnected array of 9 elementary 
capacitors per cell.The input pulse controllers the Pulse 
switch. This is not implemented as a standard CMOS 
switch. The Pulse digital input controls the DAC itself 
by switching on and off the current source itself [8], [ii]. 
If the configuration CMOS switches switch during the re-
set period of the ramp, this approach limits the clock 
fccdthrough noise to virtually neglectable levels. 
A. Harmonic Distortion 
Extra care was given in order to minimize the THD 
of this device. The desired linearity defines the minimum  
acceptable distortion (delay) of the circuit and therefore 
the maximum frequency of operation. 
A set of CMOS switches configures the function of 
an individual basic cell. The Up/Down switch drives 
the output current of the current DAC through an ac-
curate PMOS current mirror. Centroid lay-out and big 
size matched transistors were used for this PMOS current 
mirror [12[-]15J. In that way the HD2 component, due to 
current inaccuracies, of the THD is minimized. 
Extra care was taken in order to maximize compara-
tor performance by minimizing the comparator delays. 
These delays cause significant linearity inaccuracies which 
limit the overall performance of the circuit. A clamped 
comparator was used (figure 3). Clamped comparators 
are mostly suitable for our Palma circuits because of the 
continuity of their response. Faster frequencies of op-
eration could be achieved by the use of a reset switch 
within the comparator. Nevertheless such a switch will 
effectively quantify the output. A clamped comparator 
switches faster than a standard differential one. Since 
the circuit gradually changes state, the effects of parasitic 
capacitances are limited. In order to maximize the fre-
quency of operation positive feedback is used in our com-
parators. The transistors M10 and M11 add or subtract 
some current to M7 (figure 3) depending to the slope of 
the ramp. Therefore the comparator changes state faster 
than it would have without this positive feedback. The 
bias voltages Vfi, and V1 0 which define the size of these 
currents are controlled externally. 
By the use of the above techniques the THD of the 
new circuit will be limited, therefore it would operate sig-
nificantly faster than the first device reaching the sam-
pling frequency of 1MHz. Further improvement can be 
achieved by the use of a smaller geometry process than 
the 2.4micron used for this chip. Finally the symmetry of 
the comparator, in addition to the use of the same DAC 
for the integration and the ramp, limits the DC offsets. 
VII. VLSI RESULTS 
AL the time witting the new device has being fabri-
cated. Extensive checks are performed in order to verify 
its operation. The clamped comparator and the internal 
addressing circuit which controls the configuration SRAM 
cells have being characterized. On the other hand the op-
eration of the analogue circuits have not yet being being 
fully checked. Furthermore a development board integrat-
ing an FPGA and two of our Palma chips is under con-
struction. This board will enable us to demonstrate the 
use of our chips in real-time applications. The results pre-
sented here are from a similar board testing our previous 
chip. 
A. Analogue lift filters 
Our first Palmo device has an analogue to PWM con-
verter and 3 basic Palmo cells. Each Palmo cell has a 
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Fig. 5. VLSI results from First Pahoo Chip lot, 2nd and 3rd order 
filters at cot-off frequencies of SkIts and 2kHz 
fixed capacitor ratio, and a current ratio that may be set 
by off-chip potentiometers. 
A photograph of the first Palma device is shown in Fig-
ure 4. This device has been used to implement the ana-
logue functions of a first, second and third order Butter-
worth filter (figure A.). The signal interconnection be-
tween basic Palmo cells and other digital functions are 
performed by a digital FPGA. The results from the VLSI 
device for cut-off frequencies of 1kHz and 2kHz are com-
pared with the theoretical ideal. The attenuation in the 
stop band is 40-50dB in these examples. We expect im-
provements in our second chip due to a much improved 
comparator design, improved current sourcing, current 
matching, and programmable capacitor ratios. 
B. Mixed-signal FIR fillers 
Figure 6 shows the results form a 24 tap FIR filter. 
This filter was implemented by the use of a mixed-signal 
circuit. Pact of the digital FPCA circuit is used for con-
figuring the interconnection On the other hand some of 
the functionality of the FIR algorithm is performed by 
other FPGA configurable blocks. It is clear that this FIR 
filter shares the advantages of an analogue stand-alone im-
plementation and the accuracy of the digital DSP based 
solution. This mixed-signal implementation can be used 
in more complex digital algorithms and can generate an 
alternative to digital signal processing. 
VIII. CONCLUSIONS-FUTURE WORK 
A new technique for programmable analogue signal pro-
cessing has been presented that uses a pulse based signal 
representation. An advanced implementation of an Palmo 
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Fig. 6. Mixed-signal 24 tap FIR filter results. 
the circuit. That circuit uses digital I/O and is ideally 
suited to mixed-signal applications. 
Results from VLSI demonstrate first, second and third 
order hR filter operating at different frequencies. These 
results have been obtained by connecting basic Palmo cells 
and selecting clock frequencies via an FPGA while cur-
rent ratios have been set using off-chip potentiometers. 
Furthermore results from a 24th order mixed-signal FIR 
filter, demonstrate the possibility of implementing digital 
algorithms with pulsed based devices. 
A new chip with a 9-bit fully programmable scaling 
factor and programmable interconnect is currently being 
tested. Two of these chips will be integrated on a board 
using an FPGA to manipulate the digital I/O signals. 
This board will demonstrate practical examples of FPAA 
applications. Furthermore the software which is needed 
for programming the FPAA chips can be incorporated 
into the already available the FPGA software, by a set of 
macros. It is therefore clear that pulsed based analogue 
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circuits can be easily integrated into programmable ana-
logue arrays, opening a new application area for analogue 
VLSI. 
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A PALMO 1 CELL USING SAMPLED 
DATA LOG-DOMAIN INTEGRATORS. 
T. Brandtner, K. Papathanasiou, A. 
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PPMA, Palma, Pulses, Log-domain, current mode, 
VLSI 
This paper presents the first log do-
main integrator for programmable analogue 
sampled data signal processing. This cir-
cuit is specific to the implementation of 
emergent programmable pulse based sig-
nal processing systems yielding greater dy-
namic range, reduced power supply voltage 
and increased operating frequency. Simu-
lation results demonstrate the validity of 
the approach. 
Introduction :Programmable pulse based signal pro-
cessing systems [1] use digital pulses to represent all 
signals. The analogue information is encoded in time 
by modulating the width of a digital pulse(s) rather 
than the magnitude of a current or a voltage. Pulsed 
signals are robust, inherently low-power, easily regen-
erated, and easily distributed across and between chips. 
The Palmo cells used to perform analogue operations 
on the pulsed signals are compact, fast, simple and 
programmable. 
Log-domain integrators [2] integrate logarithmic-
ally compressed input currents by making use of the 
transistor characteristics of bipolar (Or subthreshold 
bIOS) transistors. The integrated voltage is subsequently 
expanded exponentially to generate the output cur-
rent. This companding technique offers a large output 
dynamic range for a small voltage swing. The use of 
bipolar transistors results in higher operating frequen-
cies and improved accuracy over CMOS integrators. 
The Palmo signal representation results in an effi-
cient implementation of a log-domain sampled data 
integrator. Since the input to the integrator is di-
gital it has only two values which may be represented 
by two non-zero currents generated globally for the 
whole chip. This is significantly simpler than gener-
ating multi-valued inputs for each sampled data cell. 
The advantages of using log-domain Palmo cells are a 
high degree of programmability, a large dynamic range 
of 80dB and sampling rates in excess of 5MHz com-
pared to 54dB and 1MHz of a commercially available 
device [3]. 
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Figure 1: Palmo cell and typical wa.veforiii dia,-
grain 
The Pairno Celt:P,ilsc Width Modulation is used 
to represent the analogue input and output signals [1]. 
'THE NAME PALMO IS DERIVED FROM THE 
HELLENIC WORD BAAMOE WHICH STANDS FOR 
PULSEBEAT, PULSE PALPITATION OR SERIES OF 
PULSES. 
The magnitude of the signal is represented by the dur-
ation of the pulses, while the sign is determined by 
whether the pulses occurred in the positive or negative 
cycle of the sign signal (sign-magnitude coding). Ana-
logue signals are converted into pulses by comparing 
them to a ramp (Figure 1). 
A block diagram of the Palmo cell is shown in Fig-
ure 1. It consists of three parts: digital logic, an in-
tegrator and a current comparator. The digital logic 
block converts the input pulses and the sign signal into 
two differential input currents that form the input to 
the integrator. The integrator is fully differential and 
works in the log-domain. The pulsed output is gener-
ated by a current controlled comparator (CCC) which 
compares the integrator output current to a current 
ramp produced by an identical integrator. The ramp 
can be generated globally. For high speed operation a 
dedicated ramp generator may be used for each Palmo 
cell. The symmetry of the dual slope ramp eliminates 
inaccuracies due to comparator delays provided that 
the rising and falling times of the comparator are well 
matched. This results in each sample being represen-
ted by two pulses (Figure 1). 
The gain of the Palmo cell is controlled by the ra-
tio of the integrating constants of the two integrators 
generating 1r,,,p  and 'mi. 
Figure 2: Log-domain integrator 
The Log Domain Integrator :The circuit of the log-
domain integrator used in our Palmo cell is shown in 
Figure 2. It is based on [2], but has improved linearity 
over a bigger current range due to the use of cascode 
current mirrors and the stabilising transistors, M13 
and M14. The integrator is fully differential, hence 
the input value is the difference of the two currents I,, 
and 1,,. First the input currents are compressed into 
log-domain by Qi (Q8); Q2 and Cl (Q7, C2) perform 
integration in the log-domain. The integrated value is 
scaled by Q3 (Q6), the scaling factor depends on the 
current 1,. Finally, Q4 (Q5) expands the compressed 
signal. The output is represented by the difference of 
the currents 101 and 102. 
From the translinear equations for the integrator 
circuit of Figure 2 the following formula may be do-
rived: 
( 101 - '02) = ih (1 + 	. - I,,) + 
CV,h ( - 
	(lot - 102)— 	(a - sb) 101102 - 
Vth l + ) [k1k3 	kcks 
- 
- 
where a and I are the mirroring ratios of the current 
mirrors M5-8 and M9-12 respectively, 3 is the current 
gain of the bipolar transistor, Vih = 26mV at 300°K, 
km = I + Vj/V4,', VBGj  is the collector-base voltage 
of transistor Q i and VA? is the early voltage. 
The first term on the right side of the equation 
shows that the difference of the output currents (Ioi - 
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Io ) is proportional to the integral of I,, - I,. The 
integration constant can be controlled by changing the 
current It or the capacitor C. The overall gain of the 
Palmo cell is [I) 
(2) 
and therefore temperature dependency has been re-
moved from the gain of the cell. 
The second term occurs because of the base cur-
rents of Q3 and Q5 which introduces a leakage current 
on the integrating nodes. This effect is cancelled by 
introducing a current I = I/S, which is derived from 
the base current of a single bipolar transistor with a 
collector current of It. 
The reason for the third term is the difference of 
the mirroring ratios of the two current mirrors M5-
8 and M9-12. To maximise the dynamic range of the 
circuit at the expense of operating frequency, operating 
voltage and power, a cascode current mirror is used. 
The last term shows the influence of the early ef-
fect. The collector voltages of Q4 and Q5 vary due to 
output current changes. The transistors M13 and M 14 
are used to stabilise the collector voltages of Q4 and 
Q5 to minimise this term. 
The integrator may be reset by either connecting 
integrating nodes 1 and 2 together temporarily, or by 
increasing the base compensating current. 
Current Controlled Comparator (CCC):This cir-
cuit is mainly responsible for the high sampling fre-
quency capability of our Palma cell because it is faster 
than the voltage mode comparators used in former 
Palms implementations. 
The CCC used was based upon [4] with a slight 
modification to accommodate the lack of p-wells in the 
fabrication process used. ']'his circuit allows the detec-
tion of small changes in input currents (-50nA to 50nA) 
with a short propagation delay (17ns). Normal cur-
rent comparators require several hundred nanoseconds 
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Figure 3: Linearity of the Paliiio cell, for varying 
It 
Simulation Results:'l'he linearity of the integrator 
is shown in Figure 3. It demonstrates good linear-
ity with an output range of ±15;zA. In the same fig-
ure it is shown that the integrator gain may he set 
by controlling I. It is possible to change 1 1 between 
5OuA and 201iA. In addition the integrator gain can be 
altered by changing the capacitor C. When integrating 
a sine wave the maximum total harmonic distortion 
('1111)) at the output is less than 0.94%. For sampling 
frequencies in the kilohertz range the 'I'HD is less than 
(1.5%. 
A first order sampled data low pass filter was im-
plemented by adding the feedback signal shown in Fig-
ure 1. The frequency response of this simple filter can 
he seen in Figure 4. here the cutoff frequency is set 
by controlling the current I. As in all sampled data  
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Figure 4: Frequency response of a simple Palmo 
filter, f = 1MHz 
systems the sampling frequency may also be used to 
modify the response of the filter. 
Conclusions:The log-domain sampled data integ-
rator presented here is ideal for use in emergent pulse 
based signal processing systems. Pulse based signal 
processing is a technique that is ideally suited to the 
implementation of programmable mixed-signal electron-
ics, especially Field Programmable Analogue and Mixed-
Signal Arrays. The advantages of the log domain cir-
cuit to pulse based signal processing are lower power 
supply voltages and greater dynamic range. The use 
of a current mode technique gives higher sampling fre-
quencies due to the speed of the current comparator 
used in the Palmo cell. 
The circuits reported here are optimised for dy-
namic range and designed to operate at 5V and sampling 
frequencies up to 5MHz. Minor modifications to the 
current mirrors in the integrator can reduce the oper-
ating voltage as low as lv [2] or increase the sampling 
frequency by a factor of 4 to 20MHz. 
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